### APPENDIX A

# THE HEWLETT-PACKARD (HP) 64000

# A.1 System Description

The HP 64000 Microprocessor Logic Development System is a universal development system which provides all of the necessary tools to create, develop, modify, and debug software for microprocessor-based systems. In-circuit emulation provides the capability of performing an in-depth analysis of hardware and software interfacing during the integration phase of the development process.

The HP 64000 Microprocessor Logic Development System is a multiuser development system, allowing up to as many as six users to operate on the system simultaneously. All users of the system share a line printer and a common data base in the form of a 12-megabyte Winchester Technology Disc Drive or a selection of one to eight Multi-Access Controller (MAC) disk drives connected to the system via the HP Interface Bus, commonly referred to as HP-IB. Eight disk drives can provide up to 960 metabytes of HP-formatted storage space.

# A.2 Development Station Description

Figure A.1 shows the front view of the HP 64000 Development Station. The keyboard (Figure A.2) is divided into four areas: (1) an ASCII-encoded typewriter-type keyboard; (2) a group of edit keys, which facilitate movement of text or cursor when in the edit mode; (3) special function keys, for system reset or pause or to access a command recall buffer; (4) the all important system "soft keys," eight unobtrusive large key pads just beneath the bezel which surrounds the display.

The soft keys provide a quick and easy means to invoke system commands, virtually eliminating the typographical errors one usually has to contend with when having to enter commands character by character. The definition of each soft key is written on the display just above the bezel. The soft key syntax changes depending on the mode of operation and the




Figure A.1 Front view of the HP 64000 Development Station (Model 64100A). Front Panel: The seven major areas of the front panel are shown. Each area provides the interface necessary to operate and control the system. CRT Display: The CRT is a large-screen, raster-scan magnetic display. Screen capacity is 25 rows and 80 columns of characters. The standard 128-character (upper and lower case) ASCII set can be displayed. A blinking underline cursor is present as the prompt. Video enhancements are inverse video, blinking, and underline. Soft Keys: Just below the CRT are eight unlabeled keys. These keys are defined as the "soft keys." Each key ties to the soft key label line at the bottom of the CRT. During operation, the soft keys are labeled on the CRT screen. Source: Courtesy of Hewlett-Packard.




Figure A.2 Model 64100A keyboard. Source: Courtesy of Hewlett-Packard.

position of the cursor. This greatly enhances the case of use of the system since it provides a list of alternatives available and guides the operator to use the system. In cases where the form of the input required is unknown, brackets surrounding a key word, a syntactical variable will prompt the user with the correct form of input the system expects.

The system display is a Raster Scan CRT which provides a display of 18 lines of text entry, a status line which always displays the system's status and date and time, three lines for command entry, and the soft key label line which indicates the function of each key. The display is 80 columns wide, but with the edit keys the display can be relocated to show text or data out to 240 columns. This is convenient for adding comments and really enhances the program documentation.

Other external station hardware includes RS232 ports for communication with either Data Communications Equipment (DCE) or Data Terminal Equipment (DTE). The RS232 port has a selectable baud rate up to 9,600 and uses the X-ON X-OFF convention for handshaking at baud rates 2,400 and above. There is a 20-mA current loop for TTY interfacing and two ports for triggering of external devices such as an oscilloscope during a logic trace. As system options, the front panel hosts a PROM programmer (Figure A.1) to the immediate right of the keyboard and a tape drive for file back-up. The tape drive performs a high-speed read and write and each cassette holds 250K bytes of data.

Figure A.3 shows special function keys and Table A.1 summarizes their functions.




Figure A.3 Special function keys. Source: Courtesy of Hewlett-Packard.

#### Table A.1 Summary of Special Functions Keys

CLALINE Press to clear the current line containing cursor on the CRT. Used to recall, to the command line, previous commands from RECALL a stack. The commands are displayed one at a time for each time the RECALL key is pressed. The number of recallable commands is variable. Only valid commands are pushed into the stack. If the RECALL key is pressed and the buffer is empty the system responds with "Recall buffer is empty" message. CAPS LOCK Used to lock keyboard in all uppercase letters. A message is presented on the CRT indicating "CAPS LOCK on" or "CAPS LOCK off." At the next key stroke, the message is erased, but the mode remains in effect. RESET Pressing RESET once initiates a pause in system operation. A flashing "PAUSED" message, in inverse video, is presented on the status line. To continue operation, press any key except RESET . Pressing the RESET key the second time will clear the CRT and return the system to the system monitor. Holding the key down and pressing RESET initiates SHIFT a complete system reboot. This function should be regarded RESET as a last resort when the system does not respond. key down and pressing RESET initiates system CNTL RESET performance verification. Source: Courtesy of Hewlett-Packard.

The following summarizes the HP 64000 soft keys, commands, assembler error codes, and other features.

# System Monitor Soft Keys

The following provides a description of the system monitor soft keys:

The userid or user identification identifies each user as userid being unique within the system. This facilitates file management in that once the userid command is invoked all future references to files will be to files within that userid unless explicitly stated otherwise. The HP 64000 uses six characters and must begin with

an uppercase alpha character.

HH:MM. Allows the user to enter the correct time on

the 24-hour clock displayed on the status line. This also facilitates file management since files can be

referenced by time and date.

DD/MM/YY. (Day/Month/Year) Allows the user date

to enter the correct date into the system. This aids the file management system since files can be referenced

by date and time.

This command will transfer files from the disk to the store

tape cartridge. The user specifies the file name and file type or all files. If all files are specified the system will store only the source files, linker command files, and emulator command files. Other file types may be stored but the file type must be specified. Other file types can readily be regenerated. This command will overwrite any previous contents of the tape cartridge.

time

append Allows files to be appended to files previously stored on tape.

verify Verify compares a file on the disk to a file resident on the tape cartridge. The user has the option of speci-

fying a single file or all files on the tape assigned to the

current userid.

This command will transfer files from the tape carrestore tridge to the disk. The user can specify file name or

names and file type.

This command will remove specified files from the purge active file list. A purged file can be recovered provid-

ing it has not been written over.

Recover is used to recover files which have been

purged. Files, if not written over, will be returned to

the active file list.

Allows the user to rename files. This is used to rename a file before recovering a previous file with the same name. This command also allows the user to transfer a file from one userid to another userid.

Copy allows a disk file to be copied to, or from, the tape, display, or another file name or the RS232 port. The current display or a file may be copied to the

printer.

This command provides a listing of those files on the disk, the tape cartridge, and those recoverable files. The listing information consists of file name, file type, file size, last modified data, and last access date. Options: A directory can be made to include all userids, all types of files, before or after a specified date a file has been accessed or modified, and files on a

specified disk unit.

This command is used to build libraries of relocatable files for use by the linker. These library files consist of relocatable files to be selectively loaded by the linker.

This creates a command file for all legal keystrokes. The log function is either toggled on or off by the "log" soft key.

This soft key represents a syntactical variable to be supplied by the user. This variable is a file name consisting of system commands which the development system will execute. A command file can be generated through the use of the editor or by using the log soft key.

recover

rename

(CMD\_FILE)

# **Editor Commands**

extract

The 64000 editor commands are listed below:

This mode is toggled ON and OFF and allows text to be revise modified. Modification may include character insertion or deletion. All appropriate command soft keys including "insert" are operational within the "revise" mode. This mode allows deletion of one line or a group of lines delete specified by the limit specified. The syntax "thru" includes deletion of the limit while the syntax "until" is not inclusive of the limit. The limit can be specified as a line #, string within a line, or as a start or end of text. find This command allows the user to search the text for the occurrence of the string. The find parameters include a (string) consisting of a single character or any combination of characters; (limit) allows the user to specify the boundaries of the search. This command allows text replacement of a string, a characreplace ter, partial string with another character, string or partial string. There is an optional (limit) parameter that can specify boundaries of replacement. This command causes the line to become the current line of (line #) text. This terminates the edit session and directs it to a specific end destination. Usually this destination is a new file name. If no new file name is specified, the edit session terminates by purging the original file and replacing it with the edited file. merge

merge Merge allows the user to merge an entire file or portions of it into the file being edited. Any text added to the file being edited will be added after the current line. Delimiters can be specified to determine the amount to be merged.

copy Copy places specified text into a temporary storage buffer on disk for future use. The copy command will overwrite any text previously stored in the buffer. This is avoided by selecting the append option. The default value for (limit) is the current line only.

This command removes the specified lines and places them into temporary storage space. If the append option is not selected, the extracted text will overwrite previously stored text. If (limit) is not specified, the current line will be extracted.

This command retrieves the text from temporary storage and inserts into the program following the current line. The user has the option regarding the number of times the text is to be retrieved.

This allows insertion of a combination of ASCII characters.

This allows insertion of a combination of ASCII characters, after the current line of text. Insert is executable in the command mode, revise and insert mode.

This allows the user to list a file to another file or to a printer in numbered or unnumbered format. The listing will be exactly like the file text. There is also a (limit) option available.

renumber This command renumbers the edited text starting from line

Repeat allows the user to duplicate the current line of text and add it immediately after the current line. The user can

specify the number of times the repeat command is executed.

This command allows the user to set tabs in the desired column. The user has the choice of all 240 columns. Any character can be used to set tabs in any desired location.

range Range restricts the columns to which find and replace commands are constrained. Columns 1 through 240 can be specified. The range function is toggled ON and OFF. When ON, the label range displays in inverse video.

autotab This function provides an automatic tab function that is based on the first nonblank column of the previous line of text. Depressing the shift and the tab keys simultaneously

allows tab back from autotab position.

# Assembler Soft Key Definitions

list

repeat

The following provides the definitions of the 64000 assembler soft keys.

#### Key Label Definition

(FILE) This indicates the name of the source file that will be assembled.

This soft key specifies the destination of the assembler's output.

The options available are listing the output to a specified file, to the display, to the printer, or to null (no generation of a list). If no list file option is specified, the assembler output listing defaults to the device previously specified by the user when the userid was declared.

options	This soft key provides the user with a selection of five options specifying the type of output listing.
list	This provides a listing of the source program excluding macro
	or data expansion. All no list pseudoinstructions in the source
	code are ignored.
nolist	Selection of this soft key provides no listing except error
	messages. All list pseudoinstructions in the source code are
	ignored.
expand	This soft key lists all source and macro generated codes. All list
	pseudoinstructions in the source program are ignored.
nocode	This option causes the source program to be assembled without
	placing it in a relocatable file.
xrcf	The selection of this option turns on the symbol cross-reference
	feature of the assembler and lists this table.

# **Assembler Pseudoinstructions**

Pseudoinstructions are instructions used only by the assembler. They produce no executable code for the processor and normally do not take up any memory locations. They are used by the assembler to make programming easier. The following list contains those pseudo ops and their definitions supported by the HP 64000 assembler.

Op Code	Function
ASC	Stores data in memory in ASCII format.
BIN	Stores data in memory in binary format.
COMN	Assigns common block of data or code to a specific location in memory.
DATA	Assigns data to a specific location in memory.
DEC	Stores data in memory in decimal format.
END	Terminates the logical end of a program module. Operand field can be used to indicate starting address in memory for program execution.
EQU	Defines label field with operand field value. Symbol cannot be redefined.
EXPAND	Causes an output listing of all source and macro generated codes.
EXT	Indicates symbol defined in another program module.
GLB	Defines a global symbol that is used by other modules.
HEX	Stores data in memory in hexadecimal format.
LIST	Used to modify output listing of program.

MASK Performs and/or logical operations on designated ASCII NAME Permits user to add comments for reference in the linker list. NOLIST Suppresses output listings (except error messages). ORG Sets program counter to specific memory address for absolute programming. PROG Assigns source statements to a specific location in memory. Assembler default condition is "PROG" storage area. Enables user to repeat a source statement any given REPT number of times. SKIP Enables user to skip to a new page to continue program listing. SPC Enables user to generate blank lines within program listing. TITLE Enables user to create a text line at the top of each page listing for the source program.

The following pseudo ops are for the 8080 and 8085 assembler.

- DB Stores data in consecutive memory locations starting with the current setting of the program counter.
- DS Reserves the number of bytes of memory as indicated by the value in the operand field.
- DW The define word pseudo stores each 16-bit value in the operand field as an address with the least significant byte stored at the current setting of the program counter. The most significant is byte stored at the next higher location.

# **Assembler Error Codes**

The following provides a description of the 64000 assembler error codes.

### Error Code Definition

- AS ASCII string; the length of the ASCII string was not valid or the string was not terminated properly.
- CL Conditional label: Syntax of a conditional macro source statement requires a conditional label that is missing.
- DE Definition error: Indicated symbol must be defined prior to its being referenced. Symbol may be defined later in the program sequence.

DS	Duplicate Symbol: Indicates the previously defined in the prograsymbol is equated to two values	m. Th s when the same
	the same symbol labels two instru	
DZ	Division by zero: Invalid mathem assembler trying to divide by zero	natica n resulting in the
EG	External Global: Externals canno	
EO	External Overflow: Program mod rations (512 externals maximum	iule ay external decla-
ES	Expanded Source: Indicates in	
	perform macro expansion. It co	ould alt of too many
	arguments being specified for a	
	many symbols being entered into	
ET	Expression Type: The resulting	
	Absolute expression was expected	
	contains an illegal combination	•
	Chapter 2 of the Assembler Man	
IC	Illegal Constant: Indicates that	
	constant that is not valid.	
IE	Illegal Expression: Specified exp	ther incomplete or an
	invalid term was found within th	on.
IO	Invalid Operand: Specified o	either incomplete or
	inaccurately used for this oper-	occurs when an unex-
	pected operand is encountered	erand is missing. If the
	required operand is an expres	error indicates that the
	first item in the operand field	
IP	Illegal Parameter: Illegal par	the macro header.
IS	Illegal Symbol: Syntax expec	itifier and encountered an
	illegal character or token.	
LR	Legal Range: Address or dis	t causes the location coun-
	ter to exceed the maximum addressing capability.	ocation of the instruction's
MC	Macro Condition: Relation invalid.	ional) operator in macro is
MD	Macro Definition: Macro	before being defined in the
00 125	source file. Macro definiti	ecede the call.
ML	Macro Label: Label not f	n the macro body.
MM	Missing Mend: Indicates	cro definition with a missing
	mend directive was inclu	program.
MO	Missing Operator: An a	perator was expected but was
	not found.	
MP	Mismatched Parenthes	right or left parenthesis.
MS	Macro Symbol: A loc	within a macro body was not
	found.	

NM	Nested Macro: A macro definition is not permitted within another macro.
PC	Parameter Call: Invalid parameter in macro header.
PE	Paremeter Error: An error has been detected in the macro parameter listed in the source statement.
RC	Repeat Call: Repeat cannot precede a macro call.
RM	Repeat Macro: The repeat pseudo operation code cannot precede a macro definition.
SE	Stack Error: Indicates that a statement or expression does not conform to the required syntax.
TR .	Text Replacement: Indicates that the specified text replacement string is invalid.
UC	Undefined Conditional: Conditional operation code invalid.
UO	Undefined Operation code: Operation code encountered is not
	defined for the microprocessor, or the assembler disallows the
	operation to be processed in its current context. This occurs when
	the operation code is misspelled or an invalid delimiter follows the label field.

UP Undefined Parameter: The parameter found in macro body was not included in the macro header.

US Undefined Symbol: The indicated symbol is not defined as a label or declared an external.

# **Linker Commands**

The 64000 linker commands are defined below:

10	
Key Label	Definition
link	Initiates the link process.
(CMDFILE)	A syntactical variable supplied by the user. This would be the name of linker command file previously estab- lished.
listfile	Allows the user to select a destination other than the system default for the linker output listing.
display	Using this command designates the display as the output destination for the linker output listing.
(FILE)	Syntactical variable supplied by the user. This would be the name of a disk file to which the output of the linker would be directed.
null	Using this command suppresses the output listing. Error messages will still be output to the default destination as previously selected by the user.

printer

This designates the printer to be the destination of the linker output listing.

Soft key which precedes the selection of a linker option. edit

Available linker option to edit a previously established linker command file.

Available linker option to suppress the generation of a linker load map.

# **Soft Key Definitions**

The 64000 emulator soft key definitions are given below:

Label	Description
run	This starts program execution in the emulation processor. Execution begins at the location specified by "from" and
	ending under the conditions specified by "until." If no limits are specified, emulation will begin at the current address until
	halted by a "stop run" or by a boundary specified by "until." Syntax: run from (ADDRESS OR SYMBOL) until (AD- DRESS OR SYMBOL)
step	This function causes the emulation processor to execute one instruction at a time. Once in the step mode, each depression of the return key will cause another instruction to be executed
	and displayed. The user can specify the number of steps to be executed each time the return key is pressed and the address
	from which stepping occurs. If these parameters are not specified, the system defaults to stepping from the current program counter location, executing one instruction each time the return key is pressed.
	Syntax: step # of (STATES) from (ADDRESS)
trace	This key is used to control the analysis function of the system, allowing the triggering and capturing of data of the emulation data bus.
	Syntax: trace in_sequence—permits tracing on a sequence of events.
	trace after—captures and displays data after the trigger qualifier word is satisfied.
	trace about—captures and displays data before and after the trigger qualifier.
	trace only—allows explicit definition of the informa- tion to be captured in the trace.

trace continuous-allows continuous monitoring of trace information without reentering the trace command.

display

This command causes the system to display a variety of data types on the development station's screen. Data types can be specified as global symbols, local symbols, and last active trace specification (valid only with the analysis card), the last active run specification, the trace buffer (valid only with analysis card), contents of proper emulation microprocessor registers, absolute or relative time display (valid only with analysis card), or contents of user or emulation memory.

Syntax: display trace

Syntax: display register (REGISTER NAME)

display memory (ADDRESS) Syntax: Syntax: display trace specification Syntax: display run specification

Syntax: display count

Syntax: display global symbols Syntax: display local symbols

The mode option for the trace, register, and memory display provides the user with a choice of how the data will be presented on the screen. The following modes are defined:

> static The system will display the current conditions or contents one time only. No update will be shown.

> > dynamic The system will continually update the display as data are

changed in the emulation system.

absolute The system displays data in absolute numeric code (i.e.,

hexadecimal or octal).

mnemonic The system presents the data in the appropriate assembly

language.

The system displays program modules so that the address offset by to the comit

values are offset by a specified value.

no offset The system displays all addresses in program modules with

those values assigned by the linking loader.

The system displays opcodes and operands on the same packed

line.

block The system displays more data on the development station

by displaying multiple columns of data.

modify This command allows the user to change the contents of the emulation memory or processor registers to correspond to

data entered from the console keyboard.

Syntax: modify (ADDRESS) to (VALUE)

Syntax: modify memory (ADDRESS) thru (AD-

DRESS) to (VALUE)

Syntax: modify register (REGISTER NAME) to (VAL-UE)

stop

This command halts the execution of either the run or trace commands. If stop-run is executed, it can be continued by a run command without skipping any of the intervening of the program code.

Syntax: stop run Syntax: stop trace

end

Selecting this soft key changes the operating mode of the station, allowing other tasks to be performed. "end" does not stop the emulation process. Emulation continues even as other functions are performed on the system.

Syntax: end\_emulation

load

load\_memory transfers abolute object files from the system's disk into emulation or user RAM memory.

Syntax: load memory (FILE)

count

The count command is used in conjunction with a trace command. The count command is used to measure the elapsed time or the number of times certain user-specified events occurred between the start and end times specified by the trace.

Syntax: count time

count address = (ADDRESS)

copy

This command allows the user to transfer data from one location of emulation or user memory to the system's disk. The content of memory from which the data are taken remains unchanged.

Syntax: copy (ADDRESS) thru (ADDRESS) to (FILE-NAME)

list\_to

This command allows the user to make a permanent record of the contents of the stations display by writing it to a file on the disk or to the line printer.

Syntax: list display to printer Syntax: list display to (FILE)

restart

Upon initializing the restart command, the microprocessor's program counter is reset to 0000H and the processor is reinitialized. It is important to execute the run command from the appropriate place in emulation memory.

edit\_enfg

(Edit-Configuration). This command recalls the series of queries which allows mapping of memory space and fault selection. When this command is invoked the previous responses can be modified by the user.

Syntax: edit\_cnfg

Following are the monitor level soft keys which will be in effect after December 1981:

edit compile assemble link emulate prom\_prog run ---etc--directory purge rename copy library recover log ---etc--uerid date&time opt\_test terminal (CMDFILE) --TAPE--- ---etc---

"--TAPE---" Soft Key

After -- TAPE--- is returned the following soft keys are available.

store restore append verify tension directory ---etc---

"date&time" Soft Key

After date & time is depressed the following soft keys are available.

(DATE) (TIME)

"opt\_test" Soft Key

This executes option test, which provides performance verification tests for options that are present.

# **Terminal Mode**

"terminal Soft Key

This puts the station in an RS232 terminal mode which allows it to be a terminal to another system.

# **Passwords**

The capability to have increased file security using passwords has been added. Following is the new syntax for userid.

"userid" Soft Key

After userid is depressed the following soft keys are available.

(USERID) listfile

After USERID is entered the following soft keys are available.

listfile password

After password is entered the following soft keys are available.

(PASSWD)

The user-types in his password. This is nonprinting so he will not see on the display what he entered.

# "HOST" PASCAL

"HOST" PASCAL consists of a compiler to allow users of the 64000 system to write programs that will execute on the internal host processor. In order to execute these programs the following syntax is used.

"run" Soft Key

After run is depressed the following soft key is available.

(FILE)

After a file is specified the following soft keys are available.

input output

After input is depressed the following soft keys are available.

(FILE) keyboard

After output is depressed the following soft keys are available.

(FILE) display display1 printer null

# Summary of the HP 64000 Development System

# Example A-1

This example shows how to create a new file and edit it. The file to be created is listed below:

"8085"				
i	THIS P	ROGRAM ST	TARTS	AT 0 AND ADDS LOCATION 100H TO
,	NAME	"ADD WO	AD 210	ORES THE RESULT IN LOCATION 102H
	IAVIAIC	ADD_WO	HUSH	JP_1"
	ORG	2000H	;	PROGRAM ORIGIN WILL BE' AT
			;	HEXADECIMAL 2000
START	LXI	H,100H	;	LOAD HL PAIR WITH 100H
	MOV	A,M	;	MOVE NUMBER IN LOCATION 100
			;	INTO THE ACC.
	INX	Н	;	INCREMENT H AND L PAIR

ADD M : ADD LOCATION 101 TO ACCUMULATOR INX H : INCREMENT HL PAIR MOV M,A : STORE ACC IN LOCATION 102H

JMP START

## Procedure

Step 1: Press soft key "userid" and type in your USERID. The HP doesn't ask for the time and date after you enter your USERID. Rather, you have to press the soft key "Date&Time" to change it.

Step 2: To enter the edit mode, you have to create a new file. We'll call this new file "ADD".

## edit into ADD (RETURN)

Step 2.5: It is a good idea to set up tabs so that if you want to you may jump to the opcode, operand or comment. You do this by pressing the softkey "Tabset". The editor will then display a tab row in which you can type "T" at the current cursor position. Then when you want to move faster, the "tab" key will jump to where you set your tabs. The way we did it was:

#### tabset 7 17 27 37

To save your tab sets, type the inverse softkey text "tabset" again.

Step 3: The first line of the program is the assembler directive, which lets the assembler know what microprocessor you wish to emulate.

# "8085" (RETURN)

Step 4: To enter comments, type a "\*" in column 1 and then start with your comments. If you want to start it anywhere else on that line, type a ";" and enter your comment.

\* This is a comment (The "\*" is at the leftmost edge of column 1); This is a comment (The ";" can be at any position).

Note: Your comments must come after you type "\*" or ";".

Step 5: Enter "Name" and a brief explanation of the file. This lets you know what a particular file does in case you have to link many files. This is optional.

(TAB) NAME (TAB) "ADD\_WORKSHOP\_I" (RETURN)

Step 6: Enter "ORG" to let the assembler know the starting location of your program — in this case, at 2000H.

(TAB) ORG (TAB) 2000H (TAB); COMMENTS (RETURN)

Step 7: Enter the label "START" at column 1 of the next line along with the first instruction. This label helps the user to remember the English word rather than what the number was, if the user wants to loop or jump to that part of the program again.

START (TAB) LXI (TAB) H,100H (TAB); COMMENTS (RETURN)

Step 8: If you use only a few labels in your program, it is wise to use the softkey "AUTOTAB". This softkey jumps to the next line and moves the cursor right under the first word of the previous line. This saves time. Also note that the "TAB" key can also do this if you specified the tab sets.

Step 9: Enter the rest of the program. This is the program listing called "ADD".

Step 10: To list your file to the printer, make sure the printer is on-line (the light that's adjacent to the word should be on; if not, push the "on-line" button on the printer). Then type:

list printer all (RETURN)

Step 11: To save the file, type

end (RETURN)

Note: If your file wasn't named when you entered the edit mode, then type

end ADD (RETURN)

Step 12: The file is stored onto the hard drive or disk. To see your file on it, type

directory (RETURN)

You should then see the file "ADD" with the type "SOURCE". You will also see when you last modified it and accessed it. This information is important, so that you know how updated your file is. The directory listing will only show those files under your USERID.

Step 13: To re-edit the file, type

#### edit ADD (RETURN)

Notice that you don't type "edit into ADD". If you want to load your file from a disk, you have to specify the drive number. For disk drive X, type "ADD:X", where X is the disk drive number. If no drive number is specified, then the default is 0.

Step 14: To use the insert softkey, type a "NOP" after line 9 by

```
9 (RETURN) insert (TAB) NOP (TAB) (TAB); NO OPERATION (RETURN)
```

Note: If you get an error, go to Step 15 and then back to 14. This may be because the editor was trying to find line 9, but your file has line numbers reading "NEW" instead.

Step 15: To renumber your file in order to give your editor a way to find what line to edit, type

## renumber (RETURN)

Step 16: If your file is very large and you want to search your file for a particular word like "NOP", type

```
find "NOP" all (RETURN)
```

Note: Remember to enclose all strings with double quotes. If not, the editor will think it is a softkey command.

Step 17: To insert more text, type

```
insert (RETURN)
```

then move the cursor up, down, or sideways and begin typing the new line. Step 18: To revise a line, enter

```
revise (RETURN)
```

This edits the line that the cursor is on. If that line isn't what you want, then move the cursor using the cursor keys.

Step 19: To move the display to allow for viewing all of the columns, depress the SHIFT and LEFT arrow keys simultaneously. Hitting SHIFT and

RIGHT keys will scroll the text right. To scroll the text up or down, hit the edit key ROLL UP or ROLL DOWN, respectively.

Step 20: To insert or delete character(s) when revising, hit the edit key INSERT CHAR or DELETE CHAR, respectively.

Step 21: To delete a line at the current cursor position, hit DELETE (RETURN). If you want to delete a line somewhere else, type

extract (RETURN)

Then move the cursor to where you want to insert that line and type

retrieve (RETURN)

Note: If you want to insert many copies of that line at the current cursor position, then type retrieve # (RETURN), where # is the number of copies.

Step 23: To abort the editor and not save your file, press the special function key RESET twice. Pressing it once will pause a running listing or program.

Step 24: To replace a word with another word type

replace "word1" with "word2" all

This will replace all wordls and word2s. You can also specify where you want to stop replacing by using thru or until a certain line number.

Step 25: The "copy" command lets you copy a group of lines without erasing those lines, like "extract" does. First, place the cursor at the starting location line and then type

copy thru line # (RETURN)

where # is the last of your lines to copy. Next, move the cursor to the place where you want it inserted, and type retrieve.

Step 26: The "merge" command lets you insert an entire file or copies a block of lines like the "copy" command does. To merge a file, type

merge ADD (RETURN)

This lets you insert the file ADD at the current cursor position.

Example A-2

This example goes through the steps in assembling a file. Upon completion, it will create a "reloc" file to be later used for linking purposes.

Procedure

Step 1: Enter your userid, and optionally enter the time and date. The HP 64000 already has the current date and time, so updating isn't necessary.

# userid USERID (RETURN)

Step 2: To assemble your source file called "ADD" and make a printout of it with the cross-reference table, type

assemble ADD listfile printer options xref (RETURN)

The printer will then output the assembled file that has both a source and object listing. It will then show the cross-reference table that lists any labels you put into that file and what lines accessed it or needed it to run.

Step 3: To show how the assembler command treats an error, we'll put one in by doing this

edit ADD (RETURN) 11 (RETURN) insert (TAB) MVI (TAB) D,FFH (RETURN) end (RETURN)

Step 4: Now assemble the file by typing the commands from Step 2. The assembler treated "FFH" as a symbol, not a hex value, so it generated an error. You will see the number of errors is one and that the error is an undefined symbol. On the xref table, FFH is a type U, which means it's undefined.

Step 5: To fix this error, all hex values beginning with an alpha character must be preceded with a "0". Do this by

edit ADD (RETURN) 12 (RETURN) revise (TAB) (TAB) D,0FFH (RETURN) end (RETURN)

Step 6: Now assemble the file again, and this time list it to the screen or display.

assemble ADD listfile display options xref (RETURN)

To pause the display from scrolling up so fast, type RESET. To resume scrolling, type any other key.

Step 7: Your assembled file is stored on your USERID directory. To see it type

directory (RETURN)

You will then see two more "ADD." files with the type "reloc" and "asmb\_sym".

These files are useful for the assembler and linker programs. The "reloc" file is an object file containing the hex values of your program. It then must be made into an "absolute" file so it can run by itself.

## Example A-3

This example goes through the steps in linking the "reloc" file to create an "absolute" file. This new file can then be run independently, emulated, or even used by the PROM programmer.

## Procedure

Step 1: Initialize the linker and show the results to the display by

```
link listfile display (RETURN) "Object files ?"
```

Step 2: This new message asks you what file(s) you want to be linked, so type

```
ADD (RETURN) "Library files?"
```

Step 3: There are no library routines in "ADD" so skip it by

```
(RETURN)
"Load addresses: PROG,DATA,COMN = 0000H,0000H,0000H"
```

Step 4: This command allows you to specify different memory areas for the program, data, and common modules. No memory assignment is needed because the "ADD" file already has an ORG statement, so skip it by

```
(RETURN)
"More files ?"
```

Step 5: Since there is only one file to be linked, respond by

```
no (RETURN)
"LIST,XREF, overlap_check,comp_db = on off on off"
```

Step 6: The linker is prompting the user to specify the output and declaring the default for the output listing. It then checks to see if your memory assignments overlap as well. Ignore this and type

```
(RETURN)
"Absolute file name ?"
```

Step 7: The linker wants you to enter the file name to be assigned to the absolute file.

## ADD (RETURN)

Step 8: You will then see the linker examining your file

"STATUS:Linker: HP 640000S linker: Pass1"
"STATUS:Linker: HP 640000S linker: Pass2"
"STATUS:Linker: HP 640000S linker: End of link"

Note that the above display will be on a single line.

Step 9: The linker output will display the start and end location of your program, the current date and time, the assembler pseudo name "ADD\_WORKSHOP\_I", and extra data like XFER address and the total bytes loaded.

Step 10: To view your new files on the directory, type

## directory (RETURN)

You should then see three new files with types "link\_sym", "link\_com", and "absolute". The absolute file is used for the emulator or the PROM programmer. The "link\_com" is a command file that holds all of the data that you entered from Steps 1 to 7. This is good if you want to keep the same link configuration, but want to change or re-edit your source file(s).

If you want to save a linker listing to a file for later viewing type

# link ADD listfile ADD\_L (RETURN)

This will create a link listing similar to that of Step 9. Specifying "link ADD" will tell the linker to link it using its "link\_com" file.

# Example A-4

This example goes through the steps of emulating an absolute file without external hardware. This gives you a good idea of the importance of a development system like the HP 64000.

## Procedure

Step 1: Before beginning, you must go through Examples 1 through 3. Also, the HP 64000 must have an 8085 emulator. If it is configured or has a 68000 emulator, emulation program will use only it, so be wary of this.

Step 2: To enter the emulation mode and load the absolute file do this

emulate load ADD (RETURN)
"Processor clock ?"

Step 3: This question asks if you want the source of the processor clock to be internal or external. Since there is no external hardware being used, type

internal (RETURN)
"Restrict processor to real-time runs?"

Step 4: This question asks if you want to restrict the processor to real-time runs, which will limit the analysis functions that can be performed, such as debugging your program. An example of this would be "display registers blocked". So answer

no (RETURN)
"Stop processor on illegal opcodes ?"

Step 5: Specify "yes" so that the emulator will stop if an illegal opcode is detected.

yes (RETURN)

Step 6: The emulator will then want to specify the memory range for your emulation ram/rom and user ram/rom. Since all memory is internal (no user external hardware for this file), address 100H to 103H is used for storing the variables used in the program. Define this to be emulation RAM. To protect your program, define the memory to be emulation ROM. Thus, if something writes to your program, it will generate an error.

100H thru 103H emulation ram 2000H thru 20FFH emulation rom

Also notice that the ram and rom ranges are from 100H-3FFH and 2000H-20FFH. This may be because the emulator can only provide a range of memory area rather than a specified one.

Step 7: To keep your defined memory area, type

end (RETURN)
"Modify simulated I/O ?"

Step 8: Since we are not using any I/O ports, type

no (RETURN)
"Modify interactive measurement specification?"

Step 8.5: This question is not in the book so type

(RETURN)
"Command file name ?"

Step 9: The emulator wants you to specify a file name to which to assign the emul\_ com file configuration. Specify with

## ADD (RETURN)

Once doing this, the emulator will then load your absolute file to the memory areas you specified. You should then see

"STATUS: 8085--Program loaded"

If you want to make any modifications, you have to start again, by re-editing, assembling, linking and then emulating. If you want the same emulating configuration that you specified in Steps 1 to 9, then type emulate ADD load ADD.

Step 11: To display your program with mnemonics, type

display memory 2000H mnemonic (RETURN)

You should then see the locations with their corresponding instructions of your program.

Step 12: To change the values that your program uses to add two numbers, you have to modify the emulation RAM by

modify memory 100H thru 102H to 02H (RETURN) display memory 100H blocked (RETURN)

You should now see a display of your edited bytes. The memory block map will show you the address, data, and ASCII translation of each byte.

Step 13: To run your program, you can type either

run from 2000H (RETURN)

or

run from glob\_sym START (RETURN)
"STATUS: 8085--Running"

Your program will keep running, so you can now modify the memory locations from Step 12 to something else, and then see the changes.

Step 14: You can also single-step the program to execute a single instruction at a time. This is a good debugging tool on the 64000.

break (RETURN)
"STATUS: 8085--break in background"
display registers (RETURN)
step from 2000H (RETURN)

or

step from glob\_sym START (RETURN) step (RETURN) (RETURN)

Continuously pressing return will execute the "step" command again. Remember that pressing "return" will execute anything on the command prompt, no matter where the cursor is. You should then see a display of each instruction being executed with its corresponding register values. This is really good because you can trace any program, and scan the instructions, registers, flags, stack pointer, and the next IP.

Step 15: You can also set up breakpoints to stop the program when it reaches a certain argument. An example of this would be "run" from 2000H until address 2006H.

Step 16: To set up a breakpoint at address 2005H, type

run from 2000H until address 2005H (RETURN)

Step 17: Now say you want to halt the program after a memory write:

run from 2000H until status memory\_write (RETURN)

Step 18: To end the emulation session, type

end (RETURN)

You can also press "RESET" twice too.

Step 19: If you want to get back to the emulation and keep the same emulator configuration, type

emulate ADD load ADD (RETURN)

If you want to change the emulator configuration type

modify\_configuration (RETURN)

Note that the HP 64000 can perform in-circuit emulation with or without a large-system hardware.

# Operation of the 68000 Emulator

In order to use the 68000 emulator, a monitor program must be included in the linking of the user's program. The purpose of the monitor is to provide special functions during emulation (including register display, software breakpoint setting, etc.).

The steps in the emulation process are as follows:

- 1. Create a program using the 64000's text edition.
  - Make sure that "68000", including quotations, is the first line in the editor.
  - B. Make the second line in the application program "PROG". (This will cause the monitor program to be successfully linked with the application.)
  - C. Use "H" for Hex instead of "\$" signs.
  - Write your application program.
     Locate the program between 0FFH and 10000H-application size.
- 2. Assemble the program you write by typing:

<Assemble> MON 68K

3. Make a copy of the assembly program "MON\_68K" by typing:

COPY Mon\_68K:HP:source TO MON\_68K

(Note upper and lower case. Type it exactly as shown.)

4. Now assemble this program by typing:

SOFTKEY <Assemble> MON\_68K

5. Now, the application and monitor program must be linked together. Type:

SOFTKEY

<LINK>

Object File? Library Files? MYFILE <CR>

Prog, Data, Comn, A5=

000XXX,0H,0H,0H where XXX=100H to

10000H

More Files? Object Files? <yes> Soft Key MON 68K

Library Files?

<CR>

Prog, Data, Comn, A5= More Files? 10000H,0H,0H,0H <No> Soft Key

Absolute File Name=

MYFILE

Assume MYFILE is the name of your application program file.

- A. Notes: The monitor program is position independent. Since the TARGET SYSTEM has limited address space, it is suggested that you locate your program in THAT address range. Furthermore, this allows the user to specify the monitor program's address in upperaddress space and in emulation RAM.
- B. Care should be taken so that address ranges 000H→0FFH are reserved for vectors, and that user program addresses do not conflict with the monitor program whose size is about 1000,6 bytes. I locate the monitor at address 10000H→10FFFH.
- 6. Finally, the emulator is entered by answering questions with their default values (unless the user wishes otherwise).
  - A. For the memory map, the following should be entered:

Emulation ROM (Vectors, Interrupts, User Prog) 0000H-0FFFH 10000H-10FFFH OWWWH-OVVVH

Emulation RAM (Monitor Program) User RAM (other space for ports, tables, etc. that exist in either software or the target system)

B. Some helpful commands during emulation (<XXXX> = Soft Key):

1 < Load> MYFILE

Loads both your file and the monitor program (linked)

2. <Modify><Config>

Lets you change the emulator

configuration

<Modify><Softwre\_bkpts>

Modifies software breakpoints so

that you can stop program

execution anywhere

NOTE: The 68000 emulator DOES NOT allow single-stepping.

4. <BREAK>

Enter the monitor program

5. <DISPLAY><MEMORY> <MNEMONIC>

Display disassembled code

6. <MODIFY><REGISTER> <MODIFY><MEMORY>

Modify address space and

registers

DO NOT put ORG statements in your program except for the interrupt vectors.

#### APPENDIX B



#### Advance Information


#### 16-BIT MICROPROCESSING UNIT

Advances in semiconductor technology have provided the capability to place on a single silicon chip a microprocessor at least an order of magnitude higher in performance and circuit complexity than has been previously available. The MC68000 is the first of a family of such VLSI microprocessors from Motorolic It combines state-of-the-art technology and advanced circuit fessign techniques with computer sciences to achieve an architecturality advanced 16-bit microprocessor.

The resources available to the MC68000 user consist of the following:

- 32-Bit Data and Address Registers
- 16 Megabyte Direct Addressing Range
- 56 Powerful Instruction Types
- Operations on Five Main Data Types
- Memory Mapped I/O
- 14 Addressing Modes

As shown in the programming model, the MC68000 offers seventeen 32-bit registers in addition to the 32-bit program counter and a 16-bit status register. The first eight registers (D0-D7I are used as data registers for byte (8-bit), word (16-bit), and long word (32-bit) data operations. The second set of seven registers (A0-A6I) and the system stack pointer may be used as software stack pointers and base address registers. In addition, these registers may be used for word and long word address operations. All seventeen registers may be used as index registers.



MC68000L4 (4 MHz) MC68000L6 (6 MHz) MC68000L8 (8 MHz) MC68000L10 (10 MHz)

#### **HMOS**


(HIGH-DENSITY, N-CHANNEL, SILICON-GATE DEPLETION LOAD)

> 16-BIT MICROPROCESSOR




64-pin dual in-line package  044 1  64 D5  D3 2  63 D6  D2 3  62 D7  D1 4  61 D8  D0 15  60 D9  A\$ 6  59 D10  UD\$ 7  58 D11  LD\$ 8  57 D12  R/W 9  56 D13  DTACK 10  55 D14  BGC 11  54 D15  BGACK 12  53 GND  GROD 16  49 VCC  HALT 17  48 A20  FESET 18  47 A19  VMA 19  46 A18  E 20  45 A17  VPA 21  44 A16  BERR 22  43 A15  IPLO 25  40 A12  FC 27  38 A10  FC 28  37 A9  A1 29  36 A8  A2 30  36 A7  A3 31  34 A6  A4 32  33 A5				
D3   2   63   D6   D7   D1   C4   D8   D0   D5   60   D9   A5   D6   D5   D10   D5   D10   D5   D12   D15   D14   D15   D15   D14   D15   D14   D15	64-pi	in dual in-line	pa	ckage
D2□3 62□D7 D1□4 61□D8 D0□5 60□D9 A5□6 59□D10 UDS□7 58□D11 ED5□8 57□D12 R/W□9 56□D13 DTACK□10 55□D14 SGC[11 54□D15 BGACK□12 53□GND UBS□11 54□D15 BGACK□12 55□D14 UBS□11 54□D15 BGACK□12 55□D14 UBS□11 54□D15 BER1□12 44□D15 BER1□12 44□	D4C	1 👄	64	DD5
D1 4 61 D8 D0 5 60 D9 AS C6 59 D10 UDS C7 58 D111 LDS C8 57 D12 R/W C9 56 D13 DTACK C10 55 D14 BGCC11 54 D15 BGACK C12 53 GND HRC C13 52 A23 VCC C14 51 A22 CLK C15 50 A21 GND C16 49 VCC HALT C17 48 A20 RESET C18 47 A19 VMA C19 46 A18 EC 20 45 D417 VPAC 21 44 D416 BERR C22 43 A15 IPLO 25 40 A12 IPLO 25 40 A12 IPLO 25 40 A12 IPC C28 37 A3 A1 A3 A3 A3 A4 A6	D3 🗀	2	63	D6
DO   5	D2C	3	62	DD7
AS 6 59 D10  UDS 7 58 D11  LDS 8 57 D12  R/W 9 56 D13  DTACK 10 55 D14  BGC 11 54 D15  BGACK 12 53 GND  UR 13 52 A23  VCC 14 51 A22  CLK 15 50 A21  GND 16 49 VCC  HALT 17 48 A20  RESET 18 47 A19  VMA 19 46 A18  E 20 45 A17  VPA 21 44 A16  BERR 22 43 A15  IPLO 25 40 A12  IPLO 25 40 A12  FC2 26 39 A11  IPLO 25 40 A12  FC2 26 39 A11  FC1 27 38 A10  FC1 27 38 A10  A1 29 36 A8  A2 30 36 A7  A3 31 34 A66	DIC	4	61	D8
DDS	D0 [	5	60	D09
DS	ASC	6	59	D10
B/W 9 56 D13  DTACK 10 55 D14  BGC 11 54 D15  BGACK 12 55 GND  52 A223  VCC 14 51 A22  CLK 15 50 A21  GND 16 49 VCC  HALT 17 48 A20  RESET 18 47 A19  VMA 19 46 A18  E 20 45 D417  VPA 21 44 A16  BERR 22 43 A15  IPLO 25 40 A12  IPLO 25 40 A12  FC2 26 39 D411  IPLO 25 40 A12  FC1 27 38 A10  FC1 27 38 A10  FC1 27 38 A10  FC1 28 37 A9  A1 29 36 A8  A2 30 36 A7  A3 31 34 A6	UDS	7	58	D011
DTACK 10 55 □ D14  BGC 11 54 □ D15  BGACK 12 52 53 □ GND  BR C 13 52 □ A23  VCC 14 51 □ A22  CLK □ 15 50 □ A21  GND □ 16 49 □ VCC  HALT □ 17 48 □ A20  RESET □ 18 47 □ A19  VMA □ 19 46 □ A18  E □ 20 45 □ A17  VPA □ 21 44 □ A16  BERR □ 22 43 □ A15  IPL□ □ 24 41 □ A13  IPL□ □ 25 40 □ A12  FC2 □ 26 39 □ A11  IPL□ □ 25 40 □ A12  FC2 □ 26 39 □ A11  FC1 □ 27 38 □ A10  FC1 □ 27 38 □ A10  FC1 □ 27 38 □ A10  A2 □ 30 36 □ A7  A3 □ 31 34 □ A6	LDS	8	57	D12
BGACK 122 53 GND  BGACK 122 53 GND  BGACK 123 52 A23  VCC 14 51 A22  CLK 15 50 A21  GND 16 49 VCC  HALT 17 48 A20  RESET 18 47 A19  VMA 19 46 A18  EC 20 45 A17  VPAC 21 44 A16  BERR 22 43 A15  IPLO 23 42 A14  IPLO 25 40 A12  FCC 26 39 A11  IPLO 25 40 A12  FCC 26 39 A10  FCC 28 37 A9  A1 29 36 A8  A2 30 36 A7  A3 31 34 A6			56	<b>D</b> 013
BGACK 122 53 GND  0RC 13 52 A23  VCC 14 51 A22  CLK 15 50 A21  GND 16 49 VCC  HALT 17 48 A20  RESET 18 47 A19  VMA 19 46 A18  E 20 45 A17  VPA 21 44 A16  BERT 22 43 A15  IPL 23 42 A14  IPL 24 41 A13  IPL 0 25 40 A12  FC2 26 39 A11  IPC 0 25 40 A12  FC2 26 39 A11  FC1 27 38 A10  FC1 27 38 A10  FC1 27 38 A10  FC0 28 37 A9  A1 29 36 A8  A2 30 36 A7  A3 31 34 A6	DTACK	10	55	D14
SEC   13   S2   A23     VCC   M	BUC	11	54	D15
VCC 14 51 A22  CLK 15 50 A21  GND 16 49 VCC  HALT 17 48 A20  RESET 18 47 A19  VMA 19 46 A18  E 20 45 A17  VPA 21 44 A16  BERR 22 43 A15  IPL2 23 42 A14  IPL1 24 41 A13  IPL0 25 40 A12  FCC 26 39 A11  FC1 27 38 A10  FC0 28 37 A9  A1 29 36 A8  A2 30 36 A7  A3 31 34 A6	BGACK	1,?	53	GND
CLK   15	er C	13	52	A23
GND 16 49 VCC HALT 17 48 A20 RESET 18 47 A19 VMA 19 46 A18 E 20 45 A17 VPA 21 44 A16 BERR 22 43 A15 IPL 23 42 A14 IPL 24 41 A13 IPL 025 40 A12 FC2 26 39 A11 FC1 27 38 A10 FC0 28 37 A9 A1 29 36 A8 A2 30 36 A7 A3 31 34 A6	VCC	14	51	A22
HALT   17	CLK	15	50	A21
RESET 18 47 A19  VMA 19 46 A18  E 20 45 A17  VPA 21 44 A16  BERTA 22 43 A15  IPLO 23 42 A14  IPLO 25 40 A12  FC2 26 39 A11  FC1 27 38 A10  FC1 27 38 A10  FC0 28 37 A9  A1 29 36 A8  A2 30 36 A7  A3 31 34 A6	GND	16	49	□ vcc
VMA   19	HALT	17	48	A20
E 20 45 A17  VPA 21 44 A16  BERR 22 43 A15  IPL 23 42 A14  IPL 0 25 40 A12  FC2 26 39 A11  FC1 27 38 A10  FC0 28 37 A9  A1 29 36 A8  A2 30 36 A7  A3 31 34 A6	RESET	18	47	A19
VPA 21 44 A16 BERR 22 43 A15 IPL2 23 42 A14 IPL1 24 41 A13 IPL0 25 40 A12 FC2 26 39 A11 FC1 27 38 A11 FC1 27 38 A10 FC0 28 37 A9 A1 29 36 A8 A2 □ 30 36 A7 A3 □ 31 34 □ A6	VMA	19	46	A18
BERR   22		20	45	A17
IPL2     23     42     A14       IPL1     24     41     A13       IPL0     25     40     A12       FC2     26     39     A11       FC1     27     38     A10       FC0     28     37     A9       A1     29     36     A8       A2     30     36     A7       A3     31     34     A6		21	44	□ A16
PL1   24	BERR	22	43	A15
FC0 25 40 A12 FC1 26 39 A11 FC1 27 38 A10 FC0 28 37 A9 A1 29 36 A8 A2 30 36 A7 A3 31 34 A6	Control Control	23	42	A14
FC2 26 39 A11 FC1-27 38 A10 FC0 28 37 A9 A1 29 36 A8 A2 30 36 A7 A3 31 34 A6		24	41	A13
FC1-27 38 A10 FC0 28 37 A9 A1 29 36 A8 A2 30 36 A7 A3 31 34 A6		25	40	□A12
FC0 28 37 A9 A1 29 36 A8 A2 30 36 A7 A3 31 34 A6	100 100 100 100 100 100 100 100 100 100		23097	- VSS (K.S.)
A1 29 36 A8 A2 30 36 A7 A3 31 34 A6	FC1-	27	2000	A10
A2 00 35 A7 A3 31 34 A6	444		23/27/	□A9
A3 C31 34 DA6			773	E.C. Control
	A2 🗖	30	35	DA7
A4 C32 33 DA5	A3.C	31	34	DA6
	A4IC	32	33	DA5


#### 68-Terminal Chip Carrier



#### 68-Pin Quad Pack



68-pin grid array.





#### Advance Information

#### MC68230 PARALLEL INTERFACE/TIMER

The MC68230 Parallel Interface/Timer provides versatile double buffered parallel interfaces and an operating system oriented timer to MC68000 systems. The parallel interfaces operate in unidirectional or bidirectional modes, either 8 or 16 bits wide. In the unidirectional modes, an associated data direction register-determines whether the port pins are inputs or outputs. In the bidirectional modes the data direction registers are ignored and the direction is determined dynamically by the state of four handshake pins. These programmable handshake pins provide an interface flexible enough for connection to a wide variety of low, medium, or high speed peripherals or other computer systems. The PI/T ports allow use of vectored or autovectored interrupts, and also provide a DMA Request pin for connection to the MC68450 Direct Memory Access Controller or a similar circuit. The PI/T timer contains a 24-bit wide counter and a 5-bit prescaler. The timer may be clocked by the system clock (PI/T CLK pinl or by an external clock (TIN pin), and a 5-bit prescaler can be used. It can generate periodic interrupts, a square wave, or a single interrupt after a programmed time period. Also it can be used for elapsed time measurement or as a device watchdog.


- MC68000 Bus Compatible
- Port Modes Include:
   Bit I/O
   Unidirectional 8-Bit and 16-Bit
   Bidirectional 8-Bit and 16-Bit
- Selectable Handshaking Options
- · 24-Bit Programmable Timer
- Software Programmable Timer Modes
- Contains Interrupt Vector Generation Logic
- Separate Port and Timer Interrupt Service Requests
- · Registers are Read/Write and Directly Addressable
- Registers are Addressed for MOVEP (Move Peripheral) and DMAC Compatibility


# MC68230L8 MC68230L10

#### HMOS

(HIGH-DENSITY N-CHANNEL SILICON-GATE)

PARALLEL INTERFACE/TIMER







#### PERIPHERAL INTERFACE ADAPTER (PIA)

The MC6821 Peripheral Interface Adapter provides the universal means of interfacing peripheral equipment to the M680C family of microprocessors. This device is capable of interfacing the MPU to peripherals through two 8-bit undirectional peripheral data buses and four control lines. No external logic is required for interfacing to most peripheral devices.

The functional configuration of the PIA is programmed by the MPU during system initialization. Each of the peripheral data lines can be programmed to act as an input or output, and each of the four control/interrupt lines may be programmed for one of several control modes. This allows a high degree of flexibility in the overall operation of the interface.

- 8-Bit Bidirectional Data Bus for Communication with the MPU
- Two Bidirectional 8-Bit Buses for Interface to Peripherals
- Two Programmable Control Registers
- Two Programmable Data Direction Registers
- Four Individually-Controlled Interrupt Input Lines; Two Usable as Peripheral Control Outputs
- Handshake Control Logic for Input and Output Peripheral Operation
- High-Impedance Three-State and Direct Transistor Drive Peripheral Lines
- Program Controlled Interrupt and Interrupt Disable Capability
- CMOS Drive Capability on Side A Peripheral Lines
- . Two TTL Drive Capability on All A and B Side Buffers
- TTL-Compatible
- Static Operation

#### MAXIMUM RATINGS

Characteristics	Symbol	Value	Unit
Supply Voltage	Vcc	-0.3 to +7.0	V
Input Voltage	V <sub>in</sub>	-03 to +70	V
Operating Temperature Hange MC6821, MC68A21, MC68B21 MC6821C, MC68A21C, MC68B21C	TA	T <sub>L</sub> to T <sub>H</sub> 0 to 70 -40 to +85	°C
Storage Temperature Range	Tstg	-55 to +150	°C

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Thermal Resistance Ceramic		50	
Plastic	ALB .	100	°C/W
Cerdip		60	


This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are field to an appropriate logic voltage (i.e., either VSS or VCC).

MC6821 (1.0 MHz) MC68A21 (1.5 MHz) MC68B21 (2.0 MHz)

#### MOS

(N-CHANNEL, SILICON-GATE, DEPLETION LOAD)

PERIPHERAL INTERFACE ADAPTER



P	IN ASSIGN	IMENT
VSS[1		40 CA1
PAOL 2		39 ] CA2
PAIDS		38 DIROA
PA2[ 4		3/ DIROB
PA305		36 TRSQ
PA406		35 ARS1
PASE /		34 TRESET
PAGE 8		33 7 00
PA7E 9		32 01
PB0 0 10		31 7 02
PB1 [11		30 1 03
PB2 [ 12		29 104
PB3 [13		28 705
PB4 [ 14		27 106
PB5 0 15		26 07
PB6 0 16		25 🛛 E
P37 017		24 DCS1
CB1 [ 18		23 DCS2
CB2 19		22 CS0
VCC 20		21 R/W

The expanded block diagram of the MC6821 is shown in Figure B.1.




FIGURE B.1 EXPANDED BLOCK DIAGRAM

#### PIA INTERFACE SIGNALS FOR MPU

The PIA interfaces to the M6800 bus with an 8-bit bidirectional data bus, three chip select lines, two register select lines, two interrupt request lines, a read/write line, an enable line and a reset line. To ensure proper operation with the MC6800, MC6802, or MC6808 microprocessors, VMA should be used as an active part of the address decoding.

Bidirectional Data (D0-D7) — The bidirectional data lines (D0-D7) allow the transfer of data between the MPU and the PIA. The data bus output drivers are three-state devices that remain in the high-impedance (off) state except when the MPU performs a PIA read operation. The read/write line is in the read (high) state when the PIA is selected for a read operation.

Enable (E) — The enable pulse, E, is the only timing signal that is supplied to the PIA. Timing of all other signals is referenced to the leading and trailing edges of the E pulse.

Read/Write (R/W) — This signal is generated by the MPU to control the direction of data transfers on the data bus. A low state on the PIA read/write line enables the input buffers and data is transferred from the MPU to the PIA on the E signal if the device has been selected. A high on the read/write line sets up the PIA for a transfer of data to the bus. The PIA output buffers are enabled when the proper address and the enable pulse E are present.

RESET — The active low RESET line is used to reset all register bits in the PIA to a logical zero (low). This line can be used as a power-on reset and as a master reset during system operation.

Chip Selects (CS0, CS1, and  $\overline{CS2}$ ) — These three input signals are used to select the PIA. CS0 and CS1 must be high and  $\overline{CS2}$  must be low for selection of the device. Data transfers are then performed under the control of the enable and read/write signals. The chip select lines must be stable

for the duration of the E pulse. The device is deselected when any of the chip selects are in the inactive state.

Register Selects (RS0 and RS1) — The two register select lines are used to select the various registers inside the PIA. These two lines are used in conjunction with internal Control Registers to select a particular register that is to be written or read.

The register and chip select lines should be stable for the duration of the E pulse while in the read or write cycle.

Interrupt Request (IROA and IROB) — The active low Interrupt Request lines (IROA and IROB) act to interrupt the MPU either directly or through interrupt priority circuitry. These lines are "open drain" (no load device on the chip). This permits all interrupt request lines to be tied together in a wire-OR configuration.

Each Interrupt Request line has two internal interrupt flag bits that can cause the Interrupt Request line to go low. Each flag bit is associated with a particular peripheral interrupt line. Also, four interrupt enable bits are provided in the PIA which may be used to inhibit a particular interrupt from a peripheral device.

Servicing an interrupt by the MPU may be accomplished by a software routine that, on a prioritized basis, sequentially reads and tests the two control registers in each PIA for interrupt flag bits that are set.

The interrupt flags are cleared (zeroed) as a result of an MPU Read Peripheral Data Operation of the corresponding data register. After being cleared, the interrupt flag bit cannot be enabled to be set until the PIA is deselected during an E pulse. The E pulse is used to condition the interrupt control lines (CA1, CA2, CB1, CB2). When these lines are used as interrupt inputs, at least one E pulse must occur from the inactive edge to the active edge of the interrupt input signal to condition the edge sense network. If the interrupt flag has been enabled and the edge sense circuit has been properly conditioned, the interrupt flag will be set on the next active transition of the interrupt input pin.

#### PIA PERIPHERAL INTERFACE LINES

The PIA provides two 8-bit bidirectional data buses and four interrupt/control lines for interfacing to peripheral devices.

Section A Peripheral Data (PA0-PA7) — Each of the peripheral data lines can be programmed to act as an input or output. This is accomplished by setting a "1" in the corresponding Data Direction Register bit for those lines which are to be outputs. A "0" in a bit of the Data Direction Register causes the corresponding peripheral data line to act as an input. During an MPU Read Peripheral Data Operation, the data on peripheral lines programmed to act as inputs appears directly on the corresponding MPU Data Bus lines. In the input mode, the internal pullup resistor on these lines represents a maximum of 1.5 standard TTL loads.

The data in Output Register A will appear on the data lines that are programmed to be outputs. A logical "1" written into the register will cause a "high" on the corresponding data

line while a "0" results in a "low." Data in Output Register A may be read by an MPU "Read Peripheral Data A" operation when the corresponding lines are programmed as outputs. This data will be read property if the voltage on the peripheral data lines is greater than 2.0 volts for a logic "1" output and less than 0.8 volt for a logic "0" output. Loading the output lines such that the voltage on these lines does not reach full voltage causes the data transferred into the MPU on a Read operation to differ from that contained in the respective bit of Output Register A.

Section B Peripheral Data (PB0-PB7) — The peripheral data lines in the B Section of the PIA can be programmed to act as either inputs or outputs in a similar manner to PA0-PA7. They have three-state capability, allowing them to enter a high-impedance state when the peripheral data line is used as an input. In addition, data on the peripheral data lines

PB0-PB7 will be read properly from those lines programmed as outputs even if the voltages are below 2.0 volts for a "high" or above 0.8 V for a "low". As outputs, these lines are compatible with standard TTL and may also be used as a source of up to 1 milliampere at 1.5 volts to directly drive the base of a transistor switch.

Interrupt Input (CA1 and CB1) — Peripheral input lines CA1 and CB1 are input only lines that set the interrupt flags of the control registers. The active transition for these signals is also programmed by the two control registers.

Peripheral Control (CA2) — The peripheral control line CA2 can be programmed to act as an interrupt input or as a

peripheral control output. As an output, this line is compatible with standard TTL; as an input the internal pullup resistor on this line represents 1.5 standard TTL loads. The function of this signal line is programmed with Control Register A.

Peripheral Control (CB2) — Peripheral Control line CB2 may also be programmed to act as an interrupt input or peripheral control output. As an input, this line has high input impedance and is compatible with standard TTL. As an output it is compatible with standard TTL and may also be used as a source of up to 1 milliampere at 1.5 volts to directly drive the base of a transistor switch. This line is programmed by Control Register B.

### INTERNAL CONTROLS

#### INITIALIZATION

A RESET has the effect of zeroing all PIA registers. This will set PAO-PA7, PBO-PB7, CA2 and CB2 as inputs, and all interrupts disabled. The PIA must be configured during the restart program which follows the reset.

There are six locations within the PIA accessible to the MPU data bus: two Peripheral Registers, two Data Direction Registers, and two Control Registers. Selection of these locations is controlled by the RSO and RS1 inputs together with bit 2 in the Control Register, as shown in Table B.1

Details of possible configurations of the Data Direction and Control Register are as follows:

TABLE B.1 INTERNAL ADDRESSING

			The state of the s	
RSI	RSO	CRA-2	x x x 1	Location Selected
0	0	1	×	Peripheral Register A
0	.0	0	×	Data Direction Register A
0	1	×	×	Control Register A
1	0	х	1	Peripheral Register B
1	0	×	0	Data Direction Register B
1	1	×	×	Control Register B

X = Don't Care

#### PORT A-B HARDWARE CHARACTERISTICS

As shown in Figure 17, the MC6821 has a pair of I/O ports whose characteristics differ greatly. The A side is designed to drive CMOS logic to normal 30% to 70% levels, and incorporates an internal pullup device that remains connected even in the input mode. Because of this, the A side requires more drive current in the input mode than Port B. In contrast, the B side uses a normal three-state NMOS buffer which cannot pullup to CMOS levels without external resistors. The B side can drive extra loads such as Darlingtons without problem. When the PIA comes out of reset, the A port represents inputs with pullup resistors, whereas the B side (input mode also) will float high or low, depending upon the load connected to it.

Notice the differences between a Port A and Port B read operation when in the output mode. When reading Port A, the actual pin is read, whereas the B side read comes from an output latch, ahead of the actual pin.

#### CONTROL REGISTERS (CRA and CRB)

The two Control Registers (CRA and CRB) allow the MPU to control the operation of the four peripheral control lines CA1, CA2, CB1, and CB2. In addition they allow the MPU to enable the interrupt lines and monitor the status of the interrupt lines. Bits 0 through 5 of the two registers may be written or read by the MPU when the proper chip select and register select signals are applied. Bits 6 and 7 of the two registers are read only and are modified by external interrupts occurring on control lines CA1, CA2, CB1, or CB2. The format of the control words is shown in Figure B.3

## DATA DIRECTION ACCESS CONTROL, BIT (CRA-2 and CRB-2)

Bit 2, in each Control Register (CRA and CRB), determines selection of either a Peripheral Output Register or the corresponding Data Direction E Register when the proper register' select signals are applied to RSO and RS1. A "1" in bit'2 allows access of the Peripheral Interface Register, while a "0" causes the Data Direction Register to be addressed.

Interrupt Flags (CRA-6, CRA-7, CRB-6, and CRB-7) — The four interrupt flag bits are set by active transitions of signals on the four Interrupt and Peripheral Control lines when those lines are programmed to be inputs. These bits cannot be set directly from the MPU Data Bus and are reset indirectly by a Read Peripheral Data Operation on the appropriate section.

Control of CA2 and CB2 Peripheral Control Lines (CRA-3, CRA-4, CRA-5, CRB-3, CRB-4, and CRB-5) — Bits 3, 4, and 5 of the two control registers are used to control the CA2 and CB2 Peripheral Control lines. These bits determine if the control lines will be an interrupt input or an output control signal. If bit CRA-5 (CRB-5) is low, CA2 (CB2) is an interrupt input line similar to CA1 (CB1). When CRA-5 (CRB-5) is high, CA2 (CB2) becomes an output signal that may be used to control peripheral data transfers. When in the output mode, CA2 and CB2 have slightly different loading characteristics.

Control of CA1 and CB1 Interrupt Input Lines (CRA-0, CRB-1, CRA-1, and CRB-1) — The two lowest-order bits of the control registers are used to control the interrupt input lines CA1 and CB1. Bits CRA-0 and CRB-0 are used to

Type to the second of the seco


A section of the sect

12000 1 10 00 per 12000 1811 14 012 15 16 15 14 14.00 1811 15 15 enable the MPU interrupt signals IROA and IROB, respectively. Bits CRA-1 and CRB-1 determine the active transition of the interrupt input signals CA1 and CB1.

A CONTRACTOR OF THE STATE OF TH

Parties of the soft of the sof

### FIGURE B.2 PORT A AND PORT B EQUIVALENT CIRCUITS






FIGURE B.3 CONTROL WORD FORMAT




## 16K BIT STATIC RANDOM ACCESS MEMORY

The MCM6116 is a 16,384-bit Static Random Access Memory organized as 2048 words by 8 bits, fabricated using Motorola's high-performance silicon-gate CMOS (HCMOS) technology. It uses a design approach which provides the simple timing features associated with fully static memories and the reduced power associated with CMOS memories. This means low standby power without the need for clocks, nor reduced data rates due to cycle times that exceed access time.

Chip Enable (Ē) controls the power-down feature. It is not a clock but rather a chip control that affects power consumption. In less than a cycle time after Chip Enable (Ē) goes high, the part automatically reduces its power requirements and remains in this low-power standby as long as the Chip Enable (Ē) remains high. The automatic power-down feature causes no performance degradation.

The MCM6116 is in a 24-pin dual-in-line package with the industry standard JEDEC approved pinout and is pinout compatible with the industry standard 16K EPROM/ROM.

- Single +5 V Supply
- 2048 Words by 8-Bit Operation
- HCMOS Technology
- Fully Static: No Clock or Timing Strobe Required
- Maximum Access Time: MCM6116-12 120 ns
   MCM6116-15 150 ns
   MCM6116-20 200 ns
- Power Dissipation: 70 mA Maximum (Active)
   15 mA Maximum (Standby-TTL Levels)
   2 mA Maximum (Standby)
- Low Power Version Also Available MCM61L16
- Low Voltage Data Retention (MCM61L16 Only): 50 µA Maximum



## MCM6116

## . HCMOS

2,048 × 8 BIT STATIC RANDOM ACCESS MEMORY



P SUFFIX PLASTIC PACKAGE CASE 709

		le i
	PIN ASSIGNM	ENTS
A7[		24 DVCC
A6[	2	23 TA8
		22 A9
A4 [	4	21 DW
ASE	5	20 1 G
A2[	6	19 DA10
AIL	7	18 DE
AOE	8	17 0007
DOOL	9	16 0006
DOIL	10	15 0005
DQ2	11-	14 DO4
VSSE	12	13 1003
	A5 ( A5 ( A4 ( A3 ( A2 ( A1 ( A0 ( D0 ( D0 ( D0 2 (	PIN ASSIGNM A7 0 1   A6 0 2 A5 0 3 A4 0 4 A3 0 5 A2 0 6 A1 0 7 A0 0 8 D001 0 10 D02 0 11 VSS 0 12

PIN NAMES					
A0-A10	Address Input				
DQ0-DQ7					
₩	Write Enable				
G	Output Enable				
E	Chip Enable				
	Power (+5 V)				
Vss	Ground				

### ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Value	Unit
Temperature Under Bias	- 10 to + 80	°C
Voltage on Any Pin With Respect to VSS	-1.0 to +7.0	٧
DC Output Current	20	mA
Power Dissipation	1.2	Watt
Operating Temperature Range	0 to +70	°C
Storage Temperature Range	-65 to +150	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields, however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

### DC OPERATING CONDITIONS AND CHARACTERISTICS

(Full operating voltage and temperature ranges unless otherwise noted.)

#### RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Түр	Max	Unit
d and a second	Vcc	4.5	5.0	5.5	٧
Supply Voltage	Vss	0	0	0	V
	VIH	2.2	3.5	6.0	V
Input Voltage	VIL	-1.0	-	0.8	٧

<sup>\*</sup>The device will withstand undershoots to the - 1.0 volt level with a maximum pulse width of 50 ns at the - 0.3 volt level. This is periodically sampled rather than 100% tested.

#### RECOMMENDED OPERATING CHARACTERISTICS

		MCM6116			MCM61L16			Unit
Parameter	Symbol	Min	Typ*	Max	Min	Typ*	Max	Unit
Input Leakage Current IVCC = 5.5 V, Vin = GND to VCCI	1101	=	-	1	-	-	1	μА
Output Leakage Current (E= VIH or G= VIH VI/O = GND to VCC)	lirol	-	-	1	-	_	1	μА
Operating Power Supply Current (E = V <sub>IL</sub> , I <sub>I/O</sub> = 0 mA)	¹cc	-	35	70	-	35	55	mA
Average Operating Current Minimum cycle, duty = 100%	Icc2	_	35	70	-	35	55	mA
Standby Power (E = V <sub>IH</sub> )	ISB	-	5	15	-	5	12	mA
Supply Current (E≥VCC-0.2 V, Vin≥VCC-0.2 V or Vin≤0.2 V)	ISB1	-	20	2000	-	4	100	μА
Output Low Voltage (IQL = 2.1 mA)	VOL	-	-	0.4	-	-	0.4	٧
Output High Voltage (IOH = - 1.0 mA)**	Voн	2.4	-	-	2.4	-	-	٧

<sup>&#</sup>x27;VCC=5 V, TA=25°C

#### CAPACITANCE II = 1.0 MHz, TA = 25°C, periodically sampled rather than 100% tested.

Characteristic	Symbol	Түр	Max	Unit
Input Capacitance except E	Cin	3	5	pF
Input/Output Capacitance and E Input Capacitance	C1/O	5	7	pF

#### MODE SELECTION

Mode	E	Ğ	W	VCC Current	DQ
Standby	Н	X	X	ISB- ISB1	High Z
Read	L	L	Н	¹cc .	Q
Write Cycle (1)	L	Н	L	¹cc	D
Write Cycle (2)	L	L	L	¹cc	D

<sup>&</sup>quot;Also, output voltages are compatible with Motorola's new high-speed CMOS logic family if the same power supply voltage is used.

## AC OPERATING CONDITIONS AND CHARACTERISTICS

(Full operating voltage and temperature unless otherwise noted.) 

Input Pulse Levels Input Rise and Fall Times ....10 ns Output Load ..... ... 1 TTL Gate and CL = 100 pF

Parameter	Symbol	MCM6116-12 mbol MCM61L16-12			MCM6116-15 MCM61L16-15		MCM6116-20 MCM61L16-20	
		Min	Max	Min	Max	Min	Max	
Address Valid to Address Don't Care (Cycle Time when Chip Enable is Held Active)	tavax	120	41:55 p	150	-	200	ingu c.	ns
Chip Enable Low to Chip Enable High	1ELEH	120		150	tea-No	200		ns
Address Valid to Output Valid (Access)	LAVOV	-	120		150		200	ns
Chip Enable Low to Output Valid (Access)	TELOV	avent:	120	TA-5107	150		200	ns
Address Valid to Output Invalid	IAVOX	10	1 170-E 00	15	luent-	15		ns
Chip Enable Low to Output Invalid	*ELQX	10		15	-	15		ns
Chip Enable High to Output High Z	TEHOZ	0	40	0	50	0	60	ns
Output Enable to Output Valid	GLQV	_	80	14163	100	-	120	ns
Output Enable to Output Invalid	1GLOX	10	-	15	-	15	_6.	ns
Output Enable to Output High Z	tGLQZ -	0	40	0	50	0	60	ns
Address Invalid to Output Invalid	TAXOX	10	-	15	-	15	-	
Address Valid to Chip Enable Low (Address Setup)	TAVEL	0		0 -	-	0		ns
Chip Enable to Power-Up Time	IPU	0	7.	0	1 44	0	-	ns
Chip Disable to Power-Down Time	1PD	-	30	-	30	-	30	ns

### WRITE CYCLE

Parameter	Symbol	MCM6115-12 MCM51L16-12		MCM6116-15 MCM61L16-15		MCM6116-20 MCM61L16-20		Unit
	4 7 7	Min	Max	1,115	Max	Min	Max	
Chip Enable Low to Write High	*ELWH	70	-	90	-	120	_	ns
Address Valid to Write High	1AVWH	105		120	-	140	-	ns
Address Valid to Write Low (Address Setup)	IAVWI	20	-	20		20		ns
Write Low to Write High (Write Pulse Width)	twiwh	70		90		120		ns
Write High to Address Don't Care	twhax	5		10	-	10		ns
Data Valid to Write High	1DVWH	35	-	40	0 _ 3	60	-	ns
Write High to Data Don't Care (Data Hold)	1WHDX	5		- 10	-	10	_	ns
Write Low to Output High Z	twicz	0	50	0	60	0	60	ns
Write High to Output Valid	twhov	5	-	10	-	10	-	ns
Output Disable to Output High Z	1GHQZ	0	40	0	50	0	60	ns

### TIMING PARAMETER ABBREVIATIONS

signal name from which interval is defined transition direction for first signal signal name to which interval is defined. transition direction for second signal -

The transition definitions used in this data sheet are:

H = transition to high

L = transition to low

V = transition to valid

X = transition to invalid or don't care

Z = transition to off (high impedance)

The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time leven though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.

## APPENDIX C

intel®8085 X<sub>1</sub> 40 D Vcc X: [ 2 39 D HOLD RESET OUT 3 IILDA SOD [ 4 CLK (OUT) SID TRAP READY RST 7.5 10/M RST 6.5 33 D Si RST 5.5 32 D RD 31 D WR INTR [ INTA [ DALE ADO C 12 29 S<sub>0</sub> AD, C AD: 1-1 27 - A14 15 A13 AD, C 16 A12 AD, 17 □ A11 AD, 23 18 Am \ AD, 19 22 1 A9 Vss 🗆 21 As

Figure C.1 8085 pinout

Figure C.1 shows 8085 pins and signals. The following table describes the function of each pin:

Symbol.		TION							
A <sub>a</sub> -A <sub>15</sub> (Output, three-state)	Address bus: The most significant 8 bits of the memory address or the 8 bits of the I/O address.								
AD <sub>0-7</sub> (Input/output, three-state)	address) appe	ar on the bu	is during the	8-bits of the memory address (or I/O first clock cycle (T state) of a mabus during the second and third clock					
ALE (Output) So.S, and IO/M (Output)		s the addre		g the first clock state of a machine cy- ched into the on-chip latch.					
* * *	10/M	Sı	S <sub>o</sub>	STATUS					
	0	O	1	Memory write					
	0	1	0	Memory read					
	1	0	1	I/O write					

RD

READY

HOLD (Input)

HLDA (Output)

INTR

INTA

RST5.5 **RST6.5 RST7.5** (Inputs) TRAP (Input)

RESET IN

(Input) RESET OUT

(Output)

Symbol.			Fun	CTION	
	IO/M	Sı	So	STATUS	
	de 10 es	1	0	1/O read	
	0	1	* 1	Op code fetch	
	1	1	1	Interrupt acknowledge	
	• •	0	0	Halt	5 - 7
		X	×	Hold	
	100	Χ	X	Reset	
	- 3-state (high	impedance)	1		
	X = unspecified S, can be used	l as an adv	anced R/W	status. IO/M, So, and S, becom	o volid
	at the beginning	g of a mac	hine cycle a	nd remain stable throughout the	cvolo
	The falling edg	e of ALE m	ay be used t	o latch the state of these lines.	o) old.
D	READ control:	A low level	on RD indica	ates the selected memory or I/	O de-
(Output three-state)	vice is to be re	ad.	14		0 00
/R	WRITE control	A low lavo	I on WR indi	cates the data on the data bus	is to
(Output, three-state)	be written into	the selecte	d memory o	r1/O location.	10
EADY	If READY is high	h during a	read or write	cycle, it indicates that the men	mory or
(Input)	peripheral is re	ady to sen	d or receive	data. If READY is low, the CPU	will
	wait an integra	I number of	clock cyclo	s for READY to go high before	com-
	pleting the rea	d or write c	ycle.		The same
OLD	HOLD indicate:	s that anoth	or master is	requesting the use of the addr	oss
(Input)	and data buses	s. The CPU	upon receiv	ring the hold request, will reling	uish
	the use of the t	ous as soor	as the com	pletion of the current bus trans	fer. In-
	ternal processi	ng can con	tinue. The pr	rocessor can regain the bus only	ly after
	the HOLD is re	moved. Wh	on the HOLD	) is acknowledged, the address	data.
- W	RD, WR, and IC	/M lines a	re three-stat	led.	
_DA	HOLD VCKNO	VLEDGE: In	dicates that	the CPU has received the HOL	Dre-
(Output)	quest and that	it will reling	uish the bus	in the next clock cycle. HLDA	goes
	low after the He	OLD reques	at is removed	d. The CPU takes the bus one-h	alf
	clock cycle aft				
TR	INTERRUPT RE	QUEST: Is	used as a g	eneral-purpose interrupt. It is sa	ampled
(Input)	only during the	next to the	last clock c	ycle of an instruction and during	9
	HOLD and HAL	T states. If	it is active,	he PC will be inhibited from inc	te-
	menting and an	INTA will b	e issued. Du	ring this cycle a RESTART or C	ALL
	instruction can	be inserted	to jump to t	he interrupt service routine. The	e INTR
	is enabled and	disabled by	software. I	t is disabled by RESET and imm	nedi-
	ately after an in	terrupt is a	ccepted.		
TA	INTERRUPT AC	KNOWLED	GE: Is used	instead of (and has the same t	imina
(Output)	as) RD during th	ne instruction	on cycle afte	er an INTR is accepted. It can be	e used
	to activate the	8259 interr	upt chip or s	ome other interrupt port.	
ST5.5	RESTART INTE	RRUPTS: T	hese three i	nputs have the same timing as	INTR
ST6.5	except they car	use an inter	nal RESTAF	T to be automatically inserted.	
ST7.5				Gara e	
(Inputs)					
AP	Trap interrupt is	a nonmas	kable REST	ART interrupt. It is recognized a	t tho
(Input)	same time as IN	ITR or RST	5.5-7.5. It is	unaffected by any mask or inte	errupt .
100	enable. It has th	ne highest	priority of an	y interrupt.	161
SETIN			Annual State of Street, Street,	Management and Market and the second	

Sets the program counter to zero and resets the interrupt enable and HLDA

Indicates CPU is being reset. Can be used as a system reset.

SYMBOL	Function
X <sub>1</sub> ,X <sub>2</sub> (Input)	X <sub>1</sub> and X <sub>2</sub> are connected to a crystal, LC, or RC network to drive the interna clock generator. X <sub>1</sub> can also be an external clock input from a logic gate. The input frequency is divided by 2 to give the processor's internal operating frequency.
CLK (Output)	Clock output for use as a system clock. The period of CLK is twice the $X_1$ , $X_2$ input period.
SID (Input)	Serial Input Data line. The data on this line is loaded into accumulator bit 7 whenever a RIM instruction is executed.
SOD (Output)	Serial Output Data line. The output SOD is set or reset as specified by the SIM instruction.
V <sub>cc</sub> V <sub>ss</sub>	+5 V supply. *Ground reference.




## 8086/8086-2/8086-4 16-BIT HMOS MICROPROCESSOR

- Direct Addressing Capability to 1 MByte of Memory
- Assembly Language Compatible with 8080/8085
- 14 Word, By 16-Bit Register Set with Symmetrical Operations
- 24 Operand Addressing Modes

- Bit, Byte, Word, and Block Operations
- 8-and 16-Bit Signed and Unsigned Arithmetic in Binary or Decimal Including Multiply and Divide
- 5 MHz Clock Rate (8 MHz for 8086-2) (4 MHz for 8086-4)
- MULTIBUS<sup>TM</sup> System Compatible Interface

The Intel® 8086 is a new generation, high performance microprocessor implemented in N-channel, depletion load, silicon gate technology (HMOS), and packaged in a 40-pin CerDIP package. The processor has attributes of both 8- and 16-bit microprocessors. It addresses memory as a sequence of 8-bit bytes, but has a 16-bit wide physical path to memory for high performance.





## **I8284**


## CLOCK GENERATOR AND DRIVER FOR 8086, 8088, 8089 PROCESSORS

- Generates the System Clock for the 8086, 8088 and 8089
- Uses a Crystal or a TTL Signal for Frequency Source
- Single +5V Power Supply
- m 18-Pin Package


- Generates System Reset Output from Schmitt Trigger Input
- Provides Local Ready and MULTIBUS<sup>TM</sup> Ready Synchronization
- Capable of Clock Synchronization with other 8284's
- Industrial Temperature Range -40° to +85°C

The I8284 is a bipolar clock gener tor/driver designed to provide clock signals for the 8086, 8088 & 8089 and peripherals. It also contains READY is nic for operation with two MULTIBUS™ systems and provides the processors required READY synchronization and tiring. Reset logic with hysteresis and synchronization is also provided.

### 18284 PIN CONFIGURATIO. 1



### 18284 BLOCK DIAGRAM



### 18284 PIN NAMES

CONNECTIONS FOR CRYSTAL
USED WITH OVERTONE CRYSTAL
CLOCK SOURCE SELECT
EXTERNAL CLOCK INPUT
CLOCK SYNCHRONIZATION INPUT
READY SIGNAL FROM TWO MULTIBUS" SYSTEMS
ADDRESS ENABLED QUALIFIERS FOR RDY1.2
RESET INPUT
SYNCHRONIZED RESET OUTPUT
OSCILLATOR OUTPUT
MOS CLOCK FOR THE PROCESSOR
TTL CLOCK FOR PERIPHERALS
SYNCHRONIZED READY OUTPUT
+ 5 VOLTS

0 VOLTS

GND




## 8288 BUS CONTROLLER FOR 8086, 8088, 8089 PROCESSORS

- Bipolar Drive Capability
- Provides Advanced Commands
- Provides Wide Flexibility in System Configurations
- 3-State Command Output Drivers
- Configurable for Use with an I/O Bus
- Facilitates Interface to One or Two Multi-Master Busses

The Intel® 8288 Bus Controller is a 20-pin bipolar component for use with medium-to-large 8086 processing systems. The bus controller provides command and control timing generation as well as bipolar bus drive capability while optimizing system performance.

A strapping option on the bus controller configures it for use with a multi-master system bus and separate I/O bus.





## 2716 16K (2K × 8) UV ERASABLE PROM

- m Fast Access Time
  - 350 ns Max. 2716-1
  - 390 ns Max. 2716-2 -
  - 450 ns Max. 2716
  - 650 ns Max. 2716-6
- Single + 5V Power Supply
- Low Power Dissipation
  - 525 mW Max, Active Power
  - 132 mW Max. Standby Power

- Pin Compatible to Intel® 2732 EPROM
- Simple Programming Requirements
  - Single Location Programming
  - Programs with One 50 ms Pulse
- Inputs and Outputs TTL Compatible during Read and Program
- m Completely Static

The Intel<sup>®</sup> 2716 is a 16,384-bit ultraviolet erasable and electrically programmable read-only memory (EPROM). The 2716 operates from a single 5-volt power supply, has a static standby mode, and features fast single address location programming. It makes designing with EPROMs faster, easier and more economical.

The 2716, with its single 5-volt supply and with an access time up to 350 ns, is ideal for use with the newer high performance +5V microprocessors such as Intel's 8085 and 8086. The 2716 is also the first EPROM with a static standby mode which reduces the power dissipation without increasing access time. The maximum active power dissipation is 525 mW while the maximum standby power dissipation is only 132 mW, a 75% savings.

The 2716 has the simplest and fastest method yet devised for programming EPROMs – single pulse TTL level programming. No need for high voltage pulsing because all programming controls are handled by TTL signals. Program any location at any time—either individually, sequentially or at random, with the 2716's single address location programming. Total programming time for all 16,384 bits is only 100 seconds.

#### PIN CONFIGURATION

	2716	3		2732	t
Ard	-~	24 D VCC	A) C	-V	24 D VCC
A6 C	2	23 0 48	A6 C	2	23 7 As
AS C	)	22 A9	AS C	3	22 DA9
A4 C	4	21 D VPP	A4 C	4	21 A11
A3 C	5	20 D OE	A) C	5	20 DOE/VH
AZ C		19 DA10	AZ C	6	19 A 10
AIC	7 16K	18 DCE	A1 C	7 32K	18 17 6
AO C	8	17 007	AO C	8	17 001
00 0	9	16 06	00 C	9	16 06
010		15 005	010	10	15 705
010	11	14 004	03[]	11	14 204
GND	12	נטבונו	GNO	17	11 701


t Refer to 2732 data sheet for specifications

### PIN NAMES

A0- A10	ADDRESSES
CE/PGM	CHIP ENABLE/PROGRAM
OE	OUTPUT ENABLE
0,-0,	OUTPUTS

#### MODE SELECTION

MODE	(18)	0€ (20)	(21)	VCC (24)	OUTPUTS (9-11, 13-17)
Read	VIL	VIL	+5	•5	POUT
Standby	VIH	Don't Care	+5	+5	High Z
Program	Pulsed VIL to VIH	VIH	+25	+5	DIN
Program Verify	VIL	VIL	125	+5	DOUT
Program Inhibit	VIL	VIH	+25	+5	High Z





## 2732 32K (4K x 8) UV ERASABLE PROM

- Fast Access Time:
  - 450 ns Max. 2732
  - 550 ns Max. 2732-6
- Single +5V ± 5% Power Supply
- Output Enable for MCS-85™ and MCS-86™ Compatibility
- Low Power Dissipation: 150mA Max. Active Current 30mA Max. Standby Current

- Pin Compatible to Intel® 2716 EPROM
- **■** Completely Static
- Simple Programming Requirements
  - Single Location Programming
  - Programs with One 50ms Pulse
- Three-State Output for Direct Bus Interface

The Intel® 2732 is a 32,768-bit ultraviolet erasable and electrically programmable read-only memory (EPROM). The 2732 operates from a single 5-volt power supply, has a standby mode, and features an output enable control. The total programming time for all bits is three and a half minutes. All these features make designing with the 2732 in microcomputer systems faster, easier, and more economical.

An important 2732 feature is the separate output control, Output Enable ( $\overline{OE}$ ), from the Chip Enable control ( $\overline{CE}$ ). The  $\overline{OE}$  control eliminates bus contention in multiple bus microprocessor systems. Intel's Application Note AP-30 describes the microprocessor system implementation of the  $\overline{OE}$  and  $\overline{CE}$  controls on Intel's 2716 and 2732 EPROMs. AP-30 is available from Intel's Literature Department.

The 2732 has a standby mode which reduces the power dissipation without increasing access time. The maximum active current is 150mA, while the maximum standby current is only 30mA, an 2000 cryings. The standby mode is achieved by applying a TTL-high signal to the  $\overline{CE}$  input.

#### PIN CONFIGURATION


A, C	,	24	DVcc
AG	2	23	□ A <sub>8</sub>
A <sub>5</sub>	3	22	] A9
A4C	4	21	A11
Asc	5	20	] OE NPP
A <sub>2</sub>	6	19	]A10
AI	7	18	] CE
40□	8	17	0,
00	9	16	] O <sub>6</sub>
0,0	10	15	_O5
02	11	14	]04
GND	12	13	]03

### MODE SELECTION

PINS	CE (18)	OE/VPP (20)	V <sub>CC</sub> (24)	OUTPUTS (9-11,13-17)
Read	VIL	VIL	+5	D <sub>OUT</sub>
Standby	VIH	Don't Care	+5	High Z
Program	VIL	Vpp	+5	D <sub>IN</sub>
Program Verify	VIL	VIL	+5	Dout
Program Inhibit	VIH	Vpp	+5	High Z

### PIN NAMES

A0-A11	ADDRESSES
ČĒ	CHIP ENABLE
ŌĒ	OUTPUT ENABLE
00-07	OUTPUTS





## 8355/8355-2 16,384-BIT ROM WITH I/O


- m 2048 Words x 8 Bits
- Single +5V Power Supply
- Directly compatible with 8085A and 8088 Microprocessors
- 2 General Purpose 8-Bit I/O Ports
- Each I/O Port Line Individually Programmable as Input or Output
- Multiplexed Address and Data Bus
- Internal Address Latch
- 40-Pin DIP


The Intel® 8355 is a ROM and I/O chip to be used in the 8085A and 8088 microprocessor systems. The ROM portion is organized as 2048 words by 8 bits. It has a maximum acess time of 400 ns to permit use with no wait states in the 8085A CPU.

The I/O portion consists of 2 general purpose I/O ports. Each I/O port has 8 port'lines and each I/O port line is individually programmable as input or output.

The 8355-2 has a 300ns access time for compatibility with the 8085A-2 and full speed 5 MHz 8088 microprocessors.

#### PIN CONFIGURATION





## 8355/8355-2

Symbol	Function	Symbol	Function
ALE (Input)	When ALE (Address Latch Enable is high, AD <sub>0-7</sub> , IO/ $\overline{M}$ , A <sub>8-10</sub> , CE, and $\overline{CE}$ enter address latched. The signals (AD, IO/ $\overline{M}$ , A <sub>8-10</sub> , CE, $\overline{CE}$ ) are latched	CLK (Input)	The CLK is used to force the READY into its high impedance state after it has been forced low by $\overline{CE}$ low, CE high and ALE high.
AD <sub>0-7</sub> (Input)	in at the trailing edge of ALE.  Bidirectional Address/Data bus. The lower 8-bits of the ROM or I/O address are applied to the bus lines when ALE is high.  During an I/O cycle, Port A or B are	READY (Output)	Ready is a 3-state output controlled by CE1, CE2, ALE and CLK. READY is forced low when the Chip Enables are active during the time ALE is high, and remains low until the rising edge of the next CLK (see Figure 6).
	selected based on the latched value of ADo. If RD or IOR is low when the latched chip enables are active, the output buffers present data on the bus.	PA <sub>0-7</sub> (Input/ Output)	These are general purpose I/O pins. Their input/output direction is determined by the contents of Data Direction Register (DDR). Port A is selected for
A <sub>8-10</sub> (Input)	These are the high order bits of the ROM address. They do not affect I/O operations.		write operations when the Chip Enables are active and IOW is low and a 0 was previously latched from ADo.
CE <sub>1</sub> CE <sub>2</sub> (Input)	Chip Enable Inputs: CE <sub>1</sub> is active low and CE <sub>2</sub> is active high. The 8355 can be accessed only when <u>BOTH</u> Chip Enables are active at the time the ALE		Read operation is selected by either $\overline{IOR}$ low and active Chip Enables and AD <sub>0</sub> low, $\overline{or}$ $\overline{IO/M}$ high, $\overline{RD}$ low, active chip enables, and AD <sub>0</sub> low.
	signal latches them up. If either Chip Enable input is not active, the ADo-7 and READY outputs will be in a high	PB <sub>0-7</sub> (Input/ Output)	This general purpose I/O port is identical to Port A except that it is selected by a 1 latched from ADo.
10/M	impedance state. If the latched $IO/\overline{M}$ is high when $\overline{RD}$ is	RESET (Input)	An input high on RESET causes all pins in Port A and B to assume input mode.
(Input)	low, the output data comes from an I/O port. If it is low the output data comes from the ROM.	IOR (Input)	When the Chip Enables are active, a low on IOR will output the selected I/O port onto the AD bus. IOR low performs the
RD (Input)	If the latched Chip Enables are active when RD goes low, the AD <sub>0-7</sub> output buffers are enabled and output either the selected ROM location or I/O port.		same function as the combination IO/M high and RD low. When IOR is not used in a system, IOR should be tied to Vcc ("1").
	When both $\overline{RD}$ and $\overline{IOR}$ are high, the AD <sub>0-7</sub> output buffers are 3-state.	Vcc	+5 volt supply.  Ground Reference.
IOW (Input)	If the latched Chip Enables are active, a low on $\overline{\text{IOW}}$ causes the output port pointed to by the latched value of AD0 to be written with the data on AD0-7. The state of $\overline{\text{IO/M}}$ is ignored.	Vss	Ground hererence.



## 8755A/8755A-2 16,384-BIT EPROM WITH I/O

- 2048 Words x 8 Bits
- Single +5V Power Supply (Vcc)
- Directly Compatible with 8085A and 8088 Microprocessors
- U.V. Erasable and Electrically Reprogrammable
- Internal Address Latch

- 2 General Purpose 8-Bit I/O Ports
- Each I/O Port Line Individually Programmable as Input or Output
- Multiplexed Address and Data Bus
- 40-Pin DIP

The Intel® 8755A is an erasable and electrically reprogrammable ROM (EPROM) and I/O chip to be used in the 8085A and 8088 microprocessor systems. The EPROM portion is organized as 2048 words by 8 bits. It has a maximum access time of 450 ns to permit use with no wait states in an 8085A CPU.

The I/O portion consists of 2 general purpose I/O ports. Each I/O port has 8 port lines, and each I/O port line is individually programmable as input or output.

The 8755A-2 is a high speed selected version of the 8755A compatible with the 5 MHz 8085A-2 and the full speed 5 MHz 8088.

#### PIN CONFIGURATION


#### PROG AND CE, C 40 Vcc CE, [ 39 PB, CLK [ DPB. RESET 37 PB VDD [ 36 PB READY [ 35 PB3 10/M C IOR [ RD [ 32 7PB0 10W 🗆 10 8755A/ 31 PA, ALE 11 8755A-2 30 PA AD<sub>0</sub> | 12 29 PA AD, | 13 28 PA. AD<sub>2</sub> | 14 AD<sub>3</sub> | 15 27 DPA, 26 DPA, AD. 16 25 PA, AD 17 Z4 DPAO AD, 18 23 A A 10

AD, 0 19

20

22 A.

21 A



## 8755A/8755A-2

## 8755A FUNCTIONAL PIN DEFINITION

Symbol ALE (input)	Function  When Address Latch Enable goes high, AD <sub>0-7</sub> , IO/M, A <sub>8-10</sub> , CE <sub>2</sub> , and CE <sub>1</sub> enter the address latches. The signals (AD, IO/M, A <sub>8-10</sub> , CE) are latched in at the trailing edge of ALE. Bidirectional Address/Data bus. The	Symbol READY (output)	Function  READY is a 3-state output controlled by CE <sub>2</sub> , CE <sub>1</sub> , ALE and CLK. READY is forced low when the Chip Enables are active during the time ALE is high, and remains low until the rising edge of the next CLK. (See Figure 6.)
(input/output)	lower 8-bits of the PROM or I/O address are applied to the bus lines when ALE is high.  During an I/O cycle, Port A or B are selected based on the latched value of ADo. If RD or IOR is low when the latched Chip Enables are active, the output buffers present data on the	PA <sub>0-7</sub> (input/output)	These are general purpose I/O pins. Their input/output direction is determined by the contents of Data Direction Register (DDR). Port Aisselected for write operations when the Chip Enables are active and IOW is low and a 0 was previously latched from AD0, AD1.
A <sub>8-10</sub> (input)	These are the high order bits of the PROM address. They do not affect I/O operations.		Read operation is selected by either IOR low and active Chip Enables and AD <sub>0</sub> and AD <sub>1</sub> low, or IO/M high, RD low, active Chip Enables, and AD <sub>0</sub> and AD <sub>1</sub> low.
CE <sub>2</sub> (input)	Chip Enable Inputs: CE1 is active low and CE2 is active high. The 8755A can be accessed only when BOTH Chip Enables are active at the time the ALE signal latches them up. If	PB <sub>0-7</sub> (input/output)	This general purpose I/O port is identical to Port A except that it is selected by a 1 latched from AD <sub>0</sub> and a 0 from AD <sub>1</sub> .
	either Chip Enable input is not active, the AD <sub>0-7</sub> and READY outputs will be in a high impedance state. CE <sub>1</sub> is also used as a programming pin. (See section on programming.)	RESET (input)	In normal operation, an input high on RESET causes all pins in Ports A and B to assume input mode (clear DDR register).
IO/M (input)	If the latched IO/M is high when RD is low, the output data comes from an I/O port. If it is low the output data comes from the PROM.  If the latched Chip Enables are active	IOR (input)	When the Chip Enables are active, a low on IOR will output the selected I/O port onto the AD bus. IOR low performs the same function as the combination of IO/M high and RD low. When IOR is not used in a system,
(input)	when $\overline{AD}$ goes low, the AD <sub>0-7</sub> output buffers are enabled and output either the selected PROM location or I/O port. When both $\overline{AD}$ and $\overline{IOR}$ are high,	Vcc Vss	IOR should be tied to V <sub>CC</sub> ("1"). +5 volt supply.  Ground Reference.
IOW (input)	the AD <sub>0-7</sub> output buffers are 3-stated. If the latched Chip Enables are active, a low on IOW causes the output port pointed to by the latched value of AD <sub>0</sub> to be written with the data on AD <sub>0-7</sub> . The state of IO/M is ignored.	V <sub>DD</sub>	V <sub>DD</sub> is a programming voltage, and must be tied to +5V when the 8755A is being read.  For programming, a high voltage is supplied with V <sub>DD</sub> =25V, typical. (See section on programming.)
CLK (input)	The CLK is used to force the READY into its high impedance state after it has been forced low by CE <sub>1</sub> low, CE <sub>2</sub> high, and ALE high.		



## 8155/8156/8155-2/8156-2 2048 BIT STATIC MOS RAM WITH I/O PORTS AND TIMER


- 256 Word x 8 Bits
- Single +5V Power Supply
- Completely Static Operation Internal Address Latch
- 2 Programmable 8 Bit I/O Ports

- 1 Programmable 6-Bit I/O Port
- Programmable 14-Bit Binary Counter/ Timer
- Compatible with 8085A and 8088 CPU
- Multiplexed Address and Data Bus
- 40 Pin DIP

The 8155 and 89156 are RAM and I/O chips to be used in the 8085A and 8088 microprocessor systems. 'The RAM portion is designed with 2048 static cells organized as 256 x 8. They have a maximum access time of 400 ns to permit use with no wait states in 8085A CPU. The 8155-2 and 8156-2 have maximum access times of 330 ns for use with the 8085A-2 and the full speed 5 MHz 8088 CPU.

The I/O portion consists of three general purpose I/O ports. One of the three ports can be programmed to be status pins, thus allowing the other two ports to operate in handshake mode.

A 14-bit programmable counter/timer is jalso included on chip to provide either a square wave or terminal count pulse for the CPU system depending on timer mode.



## 8155/8156/8155-2/8156-2

## 8155/8156 PIN FUNCTIONS

Symbol	Function	Symbol	Function
RESET (input)	Pulse provided by the 8085A to initialize the system (connect to 8085A RESET OUT). Input high on this line resets the chip and initializes the three I/O ports to input mode. The	ALE (input)	Address Latch Enable: This control signal latches both the address on the AD <sub>0-7</sub> lines and the state of the Chip Enable and $IO/\overline{M}$ into the chip at the falling edge of ALE.
Was and	width of RESET pulse should typically be two 8085A clock cycle times.	IO/M (input)	Selects memory if low and I/O and command/status registers if high.
ADo-7 (input)	3-state Address/Data lines that inter- face with the CPU lower 8-bit Ad- dress/Data Bus. The 8-bit address is latched into the address latch inside the 8155/56 on the falling edge of	PA <sub>0-7</sub> (8) (input/output)	These 8 pins are general purpose I/O pins. The in/out direction is selected by programming the command register.
	ALE. The address can be either for the memory section or the I/O section depending on the IO/M input. The 8-bit data is either written into the	PB <sub>0-7</sub> (8) (input/output)	These 8 pins are general purpose I/O pins. The in/out direction is selected by programming the command register.
*	chip or read from the chip, depending on the WR or RD input signal.	PC <sub>0-5</sub> (6) (input/output)	These 6 pins can function as either input port, output port, or as control
CE or CE (input)	Chip Enable: On the 8155, this pin is CE and is ACTIVE LOW. On the 8156, this pin is CE and is ACTIVE HIGH.		signals for PA and PB. Programming is done through the command register. When PC <sub>0-5</sub> are used as control
RD (input)	Read control: Input low on this line with the Chip Enable active enables and AD <sub>0-7</sub> buffers. If IO/M pin is low, the RAM content will be read out to the AD bus. Otherwise the content of the selected I/O port or command/ status registers will be read to the AD bus.		signals, they will provide the following:  PC0 — A INTR (Port A Interrupt)  PC1 — ABF (Port A Buffer Full)  PC2 — A STB (Port A Strobe)  PC3 — B INTR (Port'B Interrupt)  PC4 — B BF (Port B Buffer Full)  PC5 — B STB (Port B Strobe)
WR	Write control: Input low on this line	TIMER IN	Input to the counter-timer.
(input)	with the Chip Enable active causes the data on the Address/Data bus to be written to the RAM or I/O ports and command/status register depending	TIMER OUT	Timer output. This output can be either a square wave or a pulse depending on the timer mode.
5 8	on IO∕M̄.	Vcc	+5 volt supply.
		Vss	Ground Reference.




# 8255A/8255A-5 PROGRAMMABLE PERIPHERAL INTERFACE

- MCS-85<sup>TM</sup> Compatible 8255A-5
- 24 Programmable I/O Pins
- Completely TTL Compatible
- Fully Compatible with Intel® Microprocessor Families
- Improved Timing Characteristics

- Direct Bit Set/Reset Capability Easing Control Application Interface
- 40-Pin Dual In-Line Package
- Reduces System Package Count
- Improved DC Driving Capability


The Intel® 8255A is a general purpose programmable I/O device designed for use with Intel® microprocessors. It has 24 I/O pins which may be individually programmed in 2 groups of 12 and used in 3 major modes of operation. In the first mode (MODE 0), each group of 12 I/O pins may be programmed in sets of 4 to be input or output. In MODE 1, the second mode, each group may be programmed to have 8 lines of input or output. Of the remaining 4 pins, 3 are used for handshaking and interrupt control signals. The third mode of operation (MODE 2) is a bidirectional bus mode which uses 8 lines for a bidirectional bus, and 5 lines, borrowing one from the other group, for handshaking.

### PIN CONFIGURATION



### PIN NAMES

D, -D.	DATA BUS IBI DIRECTIONAL
RESET	RESET INPUT
a	CHIP SELECT
AD	READ INPUT
wk	WRITE INPUT
A0, A1	PORT ADDRESS
PAT PAD	PORT A (BIT)
PS7-PS0	PORT B (BIT)
PC7 PC0	PORT C (BIT)
Vcc	+6 VOLTS
GNO	# VOLTS






## 8279/8279-5 PROGRAMMABLE KEYBOARD/DISPLAY INTERFACE

- Simultaneous Keyboard Display Operations
- M Scanned Keyboard Mode
- Scanned Sensor Mode
- Strobed Input Entry Mode
- 8-Character Keyboard FIFO
- 2-Key Lockout or N-Key Rollover with Contact Debounce
- Dual 8- or 16-Numerical Display

- Single 16-Character Display
- Right or Left Entry 16-Byte Display RAM
- Mode Programmable from CPU
- m Programmable Scan Timing
- Interrupt Output on Key Entry
- Available in EXPRESS
  - Standard Temperature Range
  - Extended Temperature Range

The Intel® 8279 is a general purpose programmable keyboard and display I/O interface device designed for use with Intel® microprocessors. The keyboard portion can provide a scanned interface to a 64-contact key matrix. The keyboard portion will also interface to an array of sensors or a strobed interface keyboard, such as the hall effect and ferrite variety. Key depressions can be 2-key lockout or N-key rollover. Keyboard entries are debounced and strobed in an 8-character FIFO. If more than 8 characters are entered, overrun status is set. Key entries set the interrupt output line to the CPU.

The display portion provides a scanned display interface for LED, incandescent, and other popular display technologies. Both numeric and alphanumeric segment displays may be used as well as simple indicators. The 8279 has 16x8 display RAM which can be organized into dual 16x4. The RAM can be loaded or interrogated by the CPU. Both right entry, calculator and left entry typewriter display formats are possible. Both read and write of the display RAM can be done with auto-increment of the display RAM andress.






### 8279/8279-5

## HARDWARE DESCRIPTION

The 8279 is packaged in a 40 pin DIP. The following is a functional description of each pin.

Table 1. Pin Description

Symbol	Pin No.	Name and Function
DB <sub>0</sub> -DB <sub>7</sub>	19-12	BI-DIRECTIONAL DATA BUS: All data and commands between the CPU and the 8279 are transmitted on these lines.
CLK	3	CLOCK: Clock from system used to generate internal timing.
RESET	9	RESET: A high signal on this pin resets the 8279. After being reset the 8279 is placed in the following mode:  1) 16 8-bit character display—left entry.  2) Encoded scan keyboard—2 key lockout.  Along with this the program clock prescaler is set to 31.
CS	22	CHIP SELECT: A low on this pin enables the interface functions to receive or transmit.
A <sub>0</sub>	21	BUFFER ADDRESS: A high on this line indicates the signals in or out are interpreted as a command or status. A low indicates that they are data.
RD, WR	10-11	INPUT/OUTPUT READ AND WRITE: These signals enable the data buffers to either send data to the external bus or receive it from the external bus.
IRQ	4	INTERRUPT REQUEST: In a keyboard mode, the interrupt line is high when there is data in the FIFO/Sensor RAM. The interrupt line goes low with each FIFO/Sensor RAM read and returns high if there is still information in the RAM. In a sensor mode, the interrupt line goes high whenever a change in a sensor is detected.
V <sub>SS</sub> , V <sub>CC</sub>	20, 40	GROUND AND POWER SUPPLY PINS.
SL <sub>0</sub> -SL <sub>3</sub>	32-35	SCAN LINES: Scan lines which are used to scan the key switch or sensor matrix and the display digits. These lines can be either encoded (1 of 16) or decoded (1 of 4).
RL <sub>0</sub> -RL <sub>7</sub>	38, 39, 1, 2, 5-8	RETURN LINE: Return line inputs which are connected to the scan lines through the keys or sensor switches. They have active internal pullups to keep them high until a switch closure pulls one low. They also serve as an 8-bit input in the Strobed Input mode.
SHIFT	36	SHIFT: The shift input status is stored along with the key position on key closure in the Scanned Keyboard modes. It has an active internal pullup to keep it high until a switch closure pulls it low.
CNTL/STB	37	CONTROL/STROBED INPUT MODE: For keyboard modes this line is used as a control input and stored like status on a key closure. The line is also the strobe line that enters the data into the FIFO in the Strobed Input mode. (Rising Edge). It has an active internal pullup to keep it high until a switch closure pulls it low.
OUT A <sub>0</sub> -OUT A <sub>3</sub> OUT B <sub>0</sub> -OUT B <sub>3</sub>	27-24 31-28	OUTPUTS: These two ports are the outputs for the 16 x 4 display refresh registers. The data from these outputs is synchronized to the scan lines (SL <sub>0</sub> -SL <sub>3</sub> ) for multiplexed digit displays. The two 4 bit ports may be blanked independently. These two ports may also be considered as one 8-bit port.
BD	23	BLANK DISPLAY: This output is used to blank the display during digit switching or by a display blanking command.



# APPENDIX D MC68000 INSTRUCTION EXECUTION TIMES

#### D.1 INTRODUCTION

This Appendix contains listings of the instruction execution times in terms of external clock (CLK) periods. In this data, it is assumed that both memory read and write cycle times are four clock periods. A longer memory cycle will cause the generation of wait states which must be added to the total instruction time.

The number of bus read and write cycles for each instruction is also included with the timing data. This data is enclosed in parenthesis following the number of clock periods and is shown as: (r/w) where r is the number of read cycles and w is the number of write cycles included in the clock period number. Recalling that either a read or write cycle requires four clock periods, a timing number given as 18(3/1) relates to 12 clock periods for the three read cycles, plus 4 clock periods for the one write cycle, plus 2 cycles required for some internal function of the processor.

### NOTE

The number of periods includes instruction fetch and all applicable operand fetches and stores.

### D.2 OPERAND EFFECTIVE ADDRESS CALCULATION TIMING

Table D-1 lists the number of clock periods required to compute an instruction's effective address. It includes fetching of any extension words, the address computation, and fetching of the memory operand. The number of bus read and write cycles is shown in parenthesis as (r/w). Note there are no write cycles involved in processing the effective address.

Table D-1. Effective Address Calculation Times

	Addressing Mode	Byte, Word	Long
Dn An	Register  Data Register Direct  Address Register Direct	0 0/0)	0(0/0)
(An)	Memory Address Register Indirect Address Register Indirect with Postincrement	4(1/0)	8(2/0)
(An) +		4(1/0)	8(2/0)
- (An)	Address Register Indirect with Predecrement	6(1/0)	10(2/0)
d(An)	Address Register Indirect with Displacement	8(2/0)	12(3/0)
d(An, ix)*	Address Register Indirect with Index	10(2/0)	14(3/0)
xxx.W	Absolute Short	8(2/0)	12(3/0)
xxx.L	Absolute Long Program Counter with Displacement	12(3/0)	16(4/0)
U(PC)		8(2/0)	12(3/0)
d(PC, ix)*	Program Counter with Index	10(2/0)	14(3/0)
	Immediate	4(1/0)	8(2/0)

<sup>\*</sup> The size of the index register (ix) does not affect execution time.

## **D.3 MOVE INSTRUCTION EXECUTION TIMES**

Tables D-2 and D-3 indicate the number of clock periods for the move instruction. This data includes instruction fetch, operand reads, and operand writes. The number of bus read and write cycles is shown in parenthesis as (r/w).

Table D-2. Move Byte and Word Instruction Execution Times

Source		Destination									
. Source	Dn	An	(An)	(An)+	- (An)	d(An)	d(An, ix)#	www.W	- xxx.L		
Dn	4(1/0)	4(1/0)	8(1/1)	8(1/1)	8(1/1)	12(2/1)	14(2/1)	12(2/1)	16(3/1)		
An	4(1/0)	4(1/0)	8(1/1)	8(1/1)	8(1/1)	12(2/1)	14(2/1)	12(2/1)	16(3/1)		
(An)	8(2/0)	8(2/0)	12(2/1)	12(2/1)	12(2/1)	16(3/1)	18(3/1)	16(3/1)	20(4/1)		
(An) +	8(2/0)	8(2/0)	12(2/1)	12(2/1)	12(2/1)	16(3/1)	18(3/1)	16(3/1)	20(4/1)		
- (An)	10(2/0)	10(2/0)	14(2/1)	14(2/1)	14(2/1)	18(3/1)	20(3/1)	18(3/1)	22(4/1)		
d(An)	12(3/0)	12(3/0)	16(3/1)	16(3/1)	16(3/1)	20(4/1)	22(4/1)	20(4/1)	24(5/1)		
d(An, ix) *	14(3/0)	14(3/0)	18(3/1)	18(3/1)	18(3/1)	22(4/1)	24(4/1)	22(4/1)	26(5/1)		
xxx.W	12(3/0)	12(3,0)	16(3/1)	16(3/1)	16(3/1)	20(4/1)	22(4/1)	20(4/1)	24(5/1)		
xxx.L	16(4/0)	16(4/0)	20(4/1)	20(4/1)	20(4/1)	24(5/1)	26(5/1)	24(5/1)	28(6/1)		
d(PC)	12(3/0)	12(3/0)	16(3/1)	16(3/1)	16(3/1)	20(4/1)	22(4/1)	20(4/1)	24(5/1)		
d(PC, ix) *	14(3/0)	- 14(3/0)	18(3/1)	18(3/1)	18(3/1)	22(4/1)	24(4/1)	22(4/1)	26(5/1)		
#xxx	8(2/0)	8(2/0)	12(2/1)	12(2/1)	12(2/1)	16(3/1)	18(3/1)	16(3/1)	20(4/1)		

<sup>\*</sup>The size of the index register (ix) does not affect execution time.

Table D-3. Move Long Instruction Execution Times

C	Destination								
Source	Dn	An	(An)	(An) +	- (An)	d(An)	d(An, ix)*	xxx.W	xxx.L
Dn	4(1/0)	4(1/0)	12(1/2)	12(1/2)	12(1/2)	16(2/2)	18(2/2)	16(2/2)	20(3/2)
An	4(1/0)	4(1/0)	12(1/2)	12(1/2)	12(1/2)	16(2/2)	18(2/2)	16(2/2)	20(3/2)
(An)	12(3/0)	12(3/0)	20(3/2)	20(3/2)	20(3/2)	24(4/2)	26(4/2)	24(4/2)	28(5/2)
(An) +	12(3/0)	12(3/0)	20(3/2)	20(3/2)	20(3/2)	24(4/2)	26(4/2)	24(4/2)	28(5/2)
- (An)	14(3/0)	14(3/0)	22(3/2)	22(3/2)	22(3/2)	26(4/2)	28(4/2)	26(4/2)	30(5/2)
d(An)	16(4/0)	16(4/0)	24(4/2)	24(4/2)	24(4/2)	28(5/2)	30(5/2)	28(5/2)	32(6/2)
d(An, ix)*	18(4/0)	18(4/0)	26(4/2)	26(4/2)	26(4/2)	30(5/2)	32(5/2)	30(5/2)	34(6/2)
xxx.W	16(4/0)	16(4/0)	24(4/2)	24(4/2)	24(4/2)	28(5/2)	30(5/2)	28(5/2)	3216/21
xxx.L	20(5/0)	20(5/0)	28(5/2)	28(5/2)	28(5/2)	32(6/2)	34(6/2)	32(6/2)	36(7/2)
d(PC)	16(4/0)	16(4/0)	24(4/2)	24(4/2)	24(4/2)	28(5/2)	30(5/2)	28(5/2)	32(5/2)
d(PC, ix)*	18(4/0)	18(4/0)	26(4/2)	26(4/2)	26(4/2)	30(5/2)	32(5/2)	30(5/2)	34(6/2)
*xxx	12(3/0)	12(3/0)	20(3/2)	20(3/2)	20(3/2)	24(4/2)	26(4/2)	24(4/2)	28(5/2)

<sup>\*</sup>The size of the index register (ix) does not affect execution time,

### D.4 STANDARD INSTRUCTION EXECUTION TIMES

The number of clock periods shown in Table D-4 indicates the time required to perform the operations, store the results, and read the next instruction. The number of bus read and write cycles is shown in parenthesis as (r/w). The number of clock periods and the number of read and write cycles must be added respectively to those of the effective address calculation where indicated.

In Table D-4 the headings have the following meanings: An = address register operand, Dn = data register operand, ea = an operand specified by an effective address, and M = memory effective address operand.

Table D-4. Standard Instruction Execution Times

Instruction	Size	op <ea>, Ant</ea>	op <ea>, Dn</ea>	op Dn, <m></m>
400	Byte, Word	8(1/0)+	4(1/0)+	8(1/1)+
ADD	Long	6(1/0) + • •	6(1/0) + • •	12(1/2)+
AND ·	Byte, Word	-	4(1/0)+	8(1/1)+
AND	Long	-	6(1/0) + * *	12(1/2)+
СМР	Byte, Word	6(1/0)+	4(1/0)+	_
CMP	Long	6(1/0)+	6(1/0)+	-
DIVS	-	-	158(1/0) + *	-
DIVU	-	-	140(1/0) + *	
COD	Byte, Word	_	4(1/0)***	8(1/1)+
EOR	Long	-	8(1/0) * * *	12(1/2)+
MULS	-	-	70(1/0) + *	-
MULU	_		70(1/0) + *	
00	Byte, Word	_	4(1/0)+	8(1/1)+
OR	Long	-	6(1/0) + • •	12(1/2)+
CUID	Byte, Word	8(1/0)+	4(1/0) +	8(1/1)+
SUB	Long	6(1/0) + * *	6(1/0) + • •	12(1/2)+

### NOTES:

- + add effective address calculation time
- t word or long only
- \* indicates maximum value
- The base time of six clock periods is increased to eight if the effective address mode is register direct or immediate (effective address time should also be added).
- \* \* \* Only available effective address mode is data register direct.
- DIVS, DIVU The divide algorithm used by the MC68000 provides less than 10% difference between the best and worst case timings.
- MULS, MULU The multiply algorithm requires 38 + 2n clocks where n is defined as:
  - MULU: n= the number of ones in the <ea>
  - MULS: n = concatanate the <ea> with a zero as the LSB; n is the resultant number of 10 or 01 patterns in the 17-bit source; i.e., worst case happens when the source is \$5555.

## **D.5 IMMEDIATE INSTRUCTION EXECUTION TIMES**

The number of clock periods shown in Table D-5 includes the time to fetch immediate operands, perform the operations, store the results, and read the next operation. The number of bus read and write cycles is shown in parenthesis as (r/w). The number of clock periods and the number of read and write cycles must be added respectively to those of the effective address calculation where indicated.

In Table D-5, the headings have the following meanings: #= immediate operand, Dn = data register operand, An = address register operand, and M = memory operand. SR = status register.

Table D-5. Immediate Instruction Execution Times

Instruction	Size	op #, Dn	op //, An	op #, M
ADDI	Byte, Word	8(2/0)	-	12(2/1)+
ADDI	Long	16(3/0)	-	20(3/2) +
ADDQ	Byte, Word	4(1/0)	8(1/0)*	8(1/1)+
ADDU	Long	8(1/0)	8(1/0)	12(1/2)+
ANDI	Byte, Word	8(2/0)	-	12(2/1)+
ANDI	Long	16(3/0)		20(3/1)+
CMPI	Byte, Word	8(2/0)		8(2/0)+
Civil	Long	14(3/0)	-	12(3/0)+
EORI	Byte, Word	8(2/0)	-	12(2/1)+
LOIII	Long	16(3/0)	-	20(3/2)+
MOVEQ	Long	4(1/0)	-	-
ORI	Byte, Word	8(2/0)		12(2/1)+
Om	Long	16(3/0)	-	20(3/2)+
SUBI	Byte, Word	8(2/0)	_	12(2/1)+
0001	Long	16(3/0)	-	20(3/2)+
SUBQ	Byte, Word	4(1/0)	8(1/0)*	8(1/1)+
0000	Long	8(1/0)	8(1/0)	12(1/2)+

<sup>+</sup> add effective address calculation time

<sup>&</sup>quot;word only

### D.6 SINGLE OPERAND INSTRUCTION EXECUTION TIMES

Table D-6 indicates the number of clock periods for the single operand instructions. The number of bus read and write cycles is shown in parenthesis as (r/w). The number of clock periods and the number of read and write cycles must be added respectively to those of the effective address calculation where indicated.

Table D-6.	Single	Operand	Instruction	Execution	Times

Instruction	Size	Register	Memory
CLD ~	Byte, Word	4(1/0)	8(1/1)+
CLR	Long	6(1/0)	12(1/2)+
NBCD	Byte	6(1/0)	8(1/1)+
NEC	Byte, Word	4(1/0)	8(1/1)+
NEG	Long	6(1/0)	12(1/2)+
NEGX	Byte, Word	4(1/0)	8(1/1)+
NEGX	Long	6(1/0)	12(1/2)+
NOT	Byte, Word	4(1/0)	8(1/1)+
NOI	Long	6(1/0)	12(1/2)+
P W W	Byte, False	4(1/0)	8(1/1)+
SCC	Byte, True	6(1/0)	8(1/1)+
TAS	Byte	4(1/0)	10(1/1)+
TOT	Byte, Word	4(1/0)	4(1/0)+
TST	Long	4(1/0)	4(1/0)+

<sup>+</sup> add effective address calculation time

### **D.7 SHIFT/ROTATE INSTRUCTION EXECUTION TIMES**

Table D-7 indicates the number of clock periods for the shift and rotate instructions. The number of bus read and write cycles is shown in parenthesis as (r/w). The number of clock periods and the number of read and write cycles must be added respectively to those of the effective address calculation where indicated.

Table D-7. Shift/Rotate Instruction Execution Times

Instruction	Size	Register	Memory
ACD ACI	Byte, Word	6 + 2n(1/0)	8(1/1)+
ASR, ASL	Long	8 + 2n(1/0)	-
LCD LCL	Byte, Word	6 + 2n(1/0)	8(1/1)+
LSR, LSL	Long	8 + 2n(1/0)	(77)
000 001	Byte, Word	6 + 2n(1/0)	8(1/1)+
ROR, ROL	Long	8 + 2n(1/0)	-
DOVD DOVI	Byte, Word	6 + 2n(1/0)	8(1/1)+
ROXR, ROXL	Long	8 + 2n(1/0)	-

<sup>+</sup> add effective address calculation time n is the shift count

## **D.8 BIT MANIPULATION INSTRUCTION EXECUTION TIMES**

Table D-8 indicates the number of clock periods required for the bit manipulation instructions. The number of bus read and write cycles is shown in parenthesis as (r/w). The number of clock periods and the number of read and write cycles must be added respectively to those of the effective address calculation where indicated.

Table D-8. Bit Manipulation Instruction Execution Times

Instruction	Size	Dyn	amic	Static		
maddcuon	3126	Register	Memory	Register	Memory	
всно	Byte	-	8(1/1)+	-	12(2/1)+	
bend	Long	8(1/0)*	-	12(2/0)*	_	
BCLR	Byte	_	8(1/1)+	-	12(2/1)+	
BCEN	Long	10(1/0)*	-	14(2/0)*	-	
BSET	Byte	-	8(1/1)+	-	12(2/1)+	
DOCT	Long	8(1/0)*	-	12(2/0)*	-	
втѕт	Byto	-	4(1/0)+	-	8(2/0)+	
0131	Long	6(1/0)	-	10(2/0)	-	

<sup>+</sup> add effective address calculation time

### D.9 CONDITIONAL INSTRUCTION EXECUTION TIMES

Table D-9 indicates the number of clock periods required for the conditional instructions. The number of bus read and write cycles is indicated in parenthesis as (r/w). The number of clock periods and the number of read and write cycles must be added respectively to those of the effective address calculation where indicated.

Table D-9. Conditional Instruction Execution Times

Instruction	Displacement	Branch Taken	Branch Not Taken
BCC	Byte	10(2/0)	8(1/0)
BCC	Word	10(2/0)	12(2/0)
BRA	Byte	10(2/0)	-
DIA	Word	10(2/0)	_
BSR	Byte	18(2/2)	3-3
DON	Word	18(2/2)	-
DRee	CC true	0.7	12(2/0)
DBCC	CC false	10(2/0)	14(3/0)

<sup>+</sup> add effective address calculation time

<sup>\*</sup> indicates maximum value

<sup>\*</sup> indicates maximum value

## D.10 JMP, JSR, LEA, PEA, AND MOVEM INSTRUCTION EXECUTION TIMES

Table D-10 indicates the number of clock periods required for the jump, jump-tosubroutine, load effective address, push effective address, and move multiple registers instructions. The number of bus read and write cycles is shown in parenthesis as (r/w).

Table D-10. JMP, JSR, LEA, PEA, and MOVEM Instruction Execution Times

Instr	Size	(An)	(An) +	- (An)	d(An)	d(An, ix)+	xxx.W	xxx.L	d(PC)	d(PC, ix)
JMP ·	-	8(2/0)	-		10(2/0)	14(3/0)	10(2/0)	12(3/0)	10(2/0)	14(3/0)
JSR	-	16(2/2)	V -	-	18(2/2)	2212/21	18(2/2)	20(3/2)	18(2/2)	22(2/2)
LEA	-	4(1/0)	_	-	8(2/0)	12(2/0)	8(2/0)	12(3/0)	8(2/0)	12(2/0)
PEA	-	12(1/2)	-	-	.16(2/2)	20(2/2)	16(2/2)	20(3/2)	16(2/2)	20(2/2)
MOVEM	Word	12+4n (3+n/0)	12 + 4n (3 + n/0)		16 + 4n (4 + n/0)	18 + 4n (4 + n/0)	16+4n (4+n/0)	20 + 4n (5 + n/0)	16 + 4n (4 + n/0)	18 + 4n (4 + n/0)
M → R	Long	12 + 8n (3 + 2n/0)	12 + 8n (3 + 2n/0)	=	16 + 8n (4 + 2n/0)	18 + 8n (4 + 2n/0)	16 + 8n (4 + 2n/0)	20 + 8n (5 + 2n/0)	16 + 8n (4 + 2n/0)	18 + 8n (4 + 2n/0)
MOVEM	Word	8 + 4n (2/n)	E.	8+4n (2/n)	12 + 4n (3/n)	14 + 4n (3/n)	12 + 4n (3/n)	16 + 4n (4/n)	-	-
$R \rightarrow M$	Long	8 + 8n (2/2n)	=	8 + 8n (2/2n)	12 + 8n (3/2n)	14 + 8n (3/2n)	12 + 8n (3/2n)	16 + 8n (4/2n)	=	-

n is the number of registers to move

### D 11 MULTI-PRECISION INSTRUCTION EXECUTION TIMES

Table D-11 indicates the number of clock periods for the multi-precision instructions. The number of clock periods includes the time to fetch both operands, perform the operations, store the results, and read the next instructions. The number of read and write cycles is shown in parenthesis as (r/w).

In Table D-11, the headings have the following meanings: Dn = data register operand and M = memory operand.

Table D-11. Multi-Precision Instruction Execution Times

Instruction	Size	op Dn, Dn	op M, M		
ADDX	Byte, Word	4(1/0)	18(3/1)		
ADDX	Long	8(1/0)	30(5/2)		
СМРМ	Byte, Word		12(3/0)		
СМРМ	Long	-	20(5/0)		
CLIDY	Byte, Word	4(1/0)	18(3/1)		
SUBX	Long	8(1/0)	30(5/2)		
ABCD	Byte 6(1/0)		18(3/1)		
SBCD	Byte	6(1/0)	18(3/1)		

<sup>\*</sup> is the size of the index register (ix) does not affect the instruction's execution time

## **D.12 MISCELLANEOUS INSTRUCTION EXECUTION TIMES**

Tables D-12 and D-13 indicate the number of clock periods for the following miscellaneous instructions. The number of bus read and write cycles is shown in parenthesis as (r/w). The number of clock periods plus the number of read and write cycles must be added to those of the effective address calculation where indicated.

Table D-12. Miscellaneous Instruction Execution Times

Instruction	Size	Register	Memory
ANDI to CCR	Byte	20(3/0)	_
ANDI to SR	Word	20(3/0)	-
СНК	_	10(1/0)+	-
EORI to CCR	Byte	20(3/0)	-
EORI to SR	Word	20(3/0)	-
ORI to CCR	Byte	20(3/0)	-
ORI to SR	Word	20(3/0)	-
MOVE from SR	_	- 6(1/0)	8(1/1)+
MOVE to CCR	-	12(2/0)	12(2/0) +
MOVE to SR	-	12(2/0)	12(2/0) +
EXG	-	6(1/0)	-
FVT	Word	4(1/0)	-
EXT	Long	4(1/0)	-
LINK	_	16(2/2)	-
MOVE from USP	_	4(1/0)	_
MOVE to USP	-	4(1/0)	-
NOP	-	4(1/0)	-
RESET	-	132(1/0)	_
RTE	-	20(5/0)	-
RTR	_	20(5/0)	_
RTS	-	16(4/0)	-
STOP		4(0/0)	_
SWAP	_	4(1/0)	-
TRAPV	_	4(1/0)	-
UNLK	_	12(3/0)	-

<sup>+</sup> add effective address calculation time

Table D-13. Move Peripheral Instruction Execution Times

Instruction	Size	Register - Memory	Memory → Register
1101/50	Word	16(2/2)	16(4/0)
MOVEP	Long	24(2/4)	24(6/0)

## D.13 EXCEPTION PROCESSING EXECUTION TIMES

Table D-14 indicates the number of clock periods for exception processing. The number of clock periods includes the time for all stacking, the vector fetch, and the fetch of the first two instruction words of the handler routine. The number of bus read and write cycles is shown in parenthesis as (r/w).


Table D-14. Exception Processing Execution Times

Exception	Periods
Address Error	50(4/7)
Bus Error	50(4/7)
CHK Instruction	44(5/4)+
Divide by Zero	42(5/4)
Illegal Instruction	34(4/3)
Interrupt	44(5/3) •
Privilege Violation	34(4/3)
RESET	40(6/0)
Trace	34(4/3)
TRAP Instruction	38(4/4)
TRAPV Instruction	34(4/3)

<sup>+</sup> add effective address calculation time

The interrupt acknowledge cycle is assumed to take four clock periods.

Indicates the time from when RESET and HALT are first sampled as negated to when instruction execution starts.



## APPENDIX E 8086 INSTRUCTION SET REFERENCE DATA

AAA	The same of the sa	operands)			Flags U UUXUX
	ASCITAG	just for add			
Operands		Clocks	Transfers*	Bytes	Coding Example
(no operands)		4	-	1	AAA
	· lash			-	
AAD	and the same of th	ASCII adjust for division  Flags  O D I T S U			
Operands		Clocks	Transfers*	Bytes	Coding Example
(no operands)		60	_	2	AAD
AAM	The state of the s	operands) just for mu	A Property of the Control of the Con	Flags U XXUXU	
Operands		Clocks	Transfers*	Bytes	Coding Example
(no operands) .		83	-	1	AAM
AAS		operands) just for sub	traction		Flags U UUXUX
Operands		Clocks	Transfers*	Bytes	Coding Example
(no operands)		. 4	-	1	AAS

<sup>\*</sup>For the 8086, add four clocks for each 16-bit word transfer with an odd address. For the 8088, add four clocks for each 16-bit word transfer.

ADC	ADC destination, source Add with carry				Flags ODITSZAPC
Operands Cloc		Clocks	Transfers*	Bytes	Coding Example
register, register		3	_	2	ADC AX, SI
register, memory	4	9 + EA	1	2-4	ADC DX, BETA [SI]
memory, register	1	6 + EA	2	2-4	ADC ALPHA [BX] [SI], DI
register, immediate		4	_	3-4	ADC BX, 256
memory, immediate	1 1	7 + EA	2	3-6	ADC GAMMA, 30H
accumulator, immediate		4	_	2-3	ADC AL, 5

ADD	ADD destination, source Addition			Flags ODITSZAPC	
Operands Clocks Transfers* Bytes				Coding Example	
register, register		3	_	2	ADD CX.DX
register, memory		9+EA	1	2-4	ADD DI, [BX].ALPHA
memory, register		16+EA	2	2-4	ADD TEMP, CL
register, immediate		4		3-4	ADD CL, 2
memory, immediate		17+EA	2	3-6	ADD ALPHA, 2
accumulator, immediate		4	_	2-3	ADD AX, 200

AND	AND destination, source Logical and			Flags ODITSZAPC	
Operands	Clocks	Transfers*	Bytes	Coding Example	
register, register	3	_	2	AND AL,BL	
register, memory	9+EA	1	2-4	AND CX.FLAG_WORD	
memory, register	16+EA	2	2-4	AND ASCII[DI],AL	
register, immediate	4		3-4	AND CX,0FOH	
memory, immediate	17+EA	2	3-6	AND BETA, 01H	
accumulator, immediate	4		2-3	AND AX, 01010000B	

CALL		CALL target Call a procedure			Flags ODITSZAPC	
Operands		Clocks	Transfers*	Bytes	Coding Examples	
near-proc far-proc memptr 16 regptr 16		19 28 21 + EA	1 2 2	3 5 2-4	CALL NEAR_PROC CALL FAR_PROC CALL PROC_TABLE [SI]	
memptr 32		16 37 + EA	4	2-4	CALL AX CALL [BX].TASK [SI]	

CBW		o operands byte to wor	Flags ODITSZAPC		
Operands		Clocks	Transfers*	Bytes	Coding Example
(no operands)		2		1	CBW

<sup>\*</sup>For the 8086, add four clocks for each 16-bit word transfer with an odd address. For the 8088, add four clocks for each 16-bit word transfer.

CLC	The state of the s	o operands) arry flag		Flags ODITSZAP				
Oper	ands	Clocks	Transfers*	Bytes	C	oding Example		
(no operands)		2	_	1	CLC			

CLD		operands) ection flag		Flags ODITSZAPC	
Opera	nds	Clocks	Transfers*	Bytes	Coding Example
(no operands)		2	_	1	CLD

CLI	150	operands) terrupt flag	Flags ODITSZAPC		
Operands		Clocks	Transfers*	Bytes	Coding Example
(no operands)		2	_	1	CLI

CMC	2 Devices (4.2)	o operands) ment carry		Flags ODITSZAPC	
Operar	ids	Clocks	Transfers*	Bytes	Coding Example
(no operands)		2	-	1	СМС

CMP	CMP destination, source Compare destination to source				Flags ODITSZAP			
Operands		Clocks	Transfers*	Bytes	Coding Example			
register, register		3	_	2	CMP BX, CX			
register, memory		9 + EA	1	2-4	CMP DH, ALPHA			
memory, register		9 + EA	1	2-4	CMP [BP+2], SI			
register, immediate memory, immediate		4	_	3-4	CMP BL, 02H			
		10 + EA	1	3-6	CMP [BX].RADAR [DI], 3420			
accumulator, immediate		4	-	2-3	CMP AL, 00010000B			

II.IVIPS		dest-string,s are string	Flags	O D I		X P (		
Operands		Clocks	Transfers*	Bytes	Coding Example			
dest-string, source-string (repeat) dest-string, source-string		22 9+22/rep	2 2/rep	1	CMPS E REPECI			

<sup>\*</sup>For the 8086, add four clocks for each 16-bit word transfer with an odd address. For the 8088, add four clocks for each 16-bit word transfer.

CMD		o operands word to do		Flags ODITSZAP				
Operands		Clocks	Transfers*	Bytes	Coding Example			
(no operands)		5		1	CWD			
DAA		operands) adjust for a			Flags ODITSZAPC			
Operands		Clocks	ks Transfers* Bytes Coding Example					
(no operands)		4	_	1	DAA			

DAS		no operands) nal adjust for s			Flags	0 D I				PC
Operands		Clocks	Transfers*	Bytes	С	oding E	xam	ple	,	
(no operands)		4	-	1	DAS					

DEC		DEC destination Decrement by 1			Flags ODITSZAPC			
Operands		Clocks	Transfers*	Bytes	. Coding Example			
reg16 reg8 memory		2 3 15+EA	 - 2	1 2 2-4	DEC AX DEC AL DEC ARRAY [SI]			

DIV	DIV sou Division	rce , unsigned	Flags ODITSZAPC		
Operands	Clocks Transfers* Byte			Coding Example	
reg8		80-90	_	2	DIV CL
reg16		144-162		2	DIV BX
mem8		(86-96) + EA	1	2-4	DIV ALPHA
mem16		(150-168) + EA	1	2-4	DIV TABLE [SI]

ESC	ESC extern Escape	al-opcod	de,source	Flags ODITSZAP			
Operands		Clocks	Transfers*	Bytes	Coding Example		
immediate, memory immediate, register		8 + EA 2	. 1	2-4 2	ESC 6,ARRAY [SI] ESC 20,AL		

<sup>\*</sup>For the 8086, add four clocks for each 16-bit word transfer with an odd address. For the 8088, add four clocks for each 16-bit word transfer.

HLT	HLT (no Halt			Flags ODITSZAPC	
Operands		Clocks	Transfers*	Bytes	Coding Example
(no operands)		2	_	1	HLT

IDIV	IDIV source Integer division		Flags U UUUUU	
Opera	inds Clocks	Transfers*	Bytes	Coding Example
reg8 reg16 mem8 mem16	101-112 165-184 (107-118) + EA (171-190) + EA		2 2 2-4 2-4	IDIV BL IDIV CX IDIV DIVISOR_BYTE [SI] IDIV [BX].DIVISOR_WORD

IMUL	IMUL source Integer multiplication	on	Flags X UUUUX	
Operand	ds Clocks	Transfers*	Bytes	Coding Example
reg8 reg16 mem8 mem16	80-98 128-154 (86-104) + EA (134-160) + EA	- 1 1	2 2 2-4 2-4	IMUL CL IMUL BX IMUL RATE_BYTE  IMUL RATE_WORD [BP] [DI]

IN		nulator,por te or word	t	Flags ODITSZAPC	
Operands		Clocks	Transfers*		
accumulator, immed8 accumulator, DX		10 8	1	1	IN AL, OFFEAH IN AX, DX

INC	INC des			Flags ODITSZAPC X XXXX  Coding Example	
Operands		Clocks	Transfers*		
reg16 reg8 memory		2 3 15+EA	. <del>_</del> _ 2	1 2 2-4	INC CX INC BL INC ALPHA [DI] [BX]

<sup>\*</sup>For the 8086, add four clocks for each 16-bit word transfer with an odd address. For the 8088, add four clocks for each 16-bit word transfer.

INT	INT inter Interrup	rrupt-type t			Flags ODITSZAPO
Operands		Clocks	Transfers*	Bytes	Coding Example
immed8 (type = 3) immed8 (type ≠ 3)		52 51	5 5	1 2	INT 3 INT 67
INTR† ′	INTR (ex	ternal mas	skable interrup d IF=1	ot)	Flags ODITSZAPO
Operands		Clocks	Transfers*	Bytes	Coding Example
(no operands)		61	7	N/A	N/A
INTO		operands if overflow			Flags ODITSZAPC
Operands	1	Clocks	Transfers*	Bytes	Coding Example
(no operands)		53 or 4	5	1	INTO
IRET	IRET (no Interrupt	operands) Return			Flags ODITSZAPC
Operands		Clocks	Transfers*	Bytes	Coding Example
(no operands)		24	3	1	IRET
JA/JNBE		E short-lab	el p if not below	nor equal	Flags ODITSZAPC
Operands		Clocks	Transfers*	Bytes	Coding Example
short-label		16 or 4	_	2	JA ABOVE
JAE/JNB		3 short-lab	el ual/Jump if no	ot below	Flags ODITSZAPC
Operands		Clocks	Transfers*	Bytes	Coding Example
short-label		16 or 4	-	2	JAE ABOVE_EQUAL
JB/JNAE		short-labe	el p if not above i	nor equal	Flags ODITSZAPC
Operands		Clocks	Transfers*	Bytes	Coding Example
short-label		16 or 4	-	2	JB BELOW

<sup>\*</sup>For the 8086, add four clocks for each 16-bit word transfer with an odd address. For the 8088, add four clocks for each 16-bit word transfer. †INTR is not an instruction; it is included in table 2-21 only for timing information.

<sup>\*</sup>For the 8086, add four clocks for each 16-bit word transfer with an odd address. For the 8088, add four clocks for each 16-bit word transfer.

short-label

JLE/JNG	Control of the Contro	short-lab ess or equa	el al/Jump if not	greater	Flags ODITSZAPO
Operands		Clocks	Transfers*	Bytes	Coding Example
short-label	short-label		-	2	JNG NOT_GREATER
JMP	JMP targ	et		, .	Flags ODITSZAPO
Operands	Y	Clocks	Transfers*	Bytes	Coding Example
short-label near-label far-label memptr16 regptr16 memptr32		15 15 15 18 + EA 11 24 + EA	1 2	2 3 5 2-4 2 2-4	JMP SHORT JMP WITHIN_SEGMENT JMP FAR_LABEL JMP [BX].TARGET JMP CX JMP OTHER.SEG [SI]
JNC	JNC sho Jump if r				Flags ODITSZAPO
Operands		Clocks	Transfers*	Bytes	Coding Example
short-label		16 or 4	_	2	JNC NOT_CARRY
JNE/JNZ		Z short-lab	el ump if not zer	Flags ODITSZAPO	
Operands		Clocks	Transfers*	Bytes	Coding Example
short-label		16 or 4	-	2	JNE NOT_EQUAL
JNO	JNO sho	ort-label not overflow			Flags ODITSZAPO
Operands	i San	Clocks	Transfers*	Bytes	Coding Example
short-label		16 or 4		2	JNO NO_OVERFLOW
		O short-lab	el ump if parity o	odd	Flags ODITSŻAPO
Operands		Clocks	Transfers*	Bytes	Coding Example
short-label		16 or 4		2	JPO ODD_PARITY
JNS	JNS sho Jump if r		The part		Flags ODITSZAPC
Operands		Clocks	Transfers*	Bytes	Coding Example

<sup>\*</sup>For the 8088, add four clocks for each 16-bit word transfer with an odd address. For the 8088, add four clocks for each 16-bit word transfer.

16 or 4

JNS POSITIVE

JO	JO short	t-label overflow		Flags ODITSZAPC	
Operands		Clocks	Transfers*	Bytes	Coding Example
short-label		16 or 4	_	2	JO SIGNED_OVRFLW
JP/JPE		JP/JPE short-label Jump if parity/Jump if parity even			Flags ODITSZÁPC
Operands		Clocks	Transfers*	Bytes	Coding Example
short-label		16 or 4	-	2	JPE EVEN_PARITY
JS	JS short Jump if			Flags ODITSZAPC	
Operands		Clocks	Transfers*	Bytes	Coding Example
short-label		16 or 4	1.5	2	JS NEGATIVE
LAHF		o operands I from flags	·)	Flags ODITSZAPC	
Operands		Clocks	Transfers*	Bytes	Coding Example
(no operands)		4	_	1	LAHF
LDS		tination,so inter using			Flags ODITSZAPC
Operands		Clocks	Transfers	Bytes	Coding Example
reg16, mem32		16 + EA	2	2-4	LDS SI,DATA.SEG [DI]
LEA		LEA destination, source Load effective address			Flags ODITSZAPC
Operands		Clocks	Transfers*	Bytes	Coding Example
reg16, mem16		2+EA	_	2-4	LEA BX,[BP][DI]
LES	tination,so			Flags ODITSZAPC	
Operands		Clocks	Transfers*	Bytes	Coding Example
reg16, mem32		16+EA	2	2-4	LES DI, [BX].TEXT_BUFF

<sup>\*</sup>For the 8086, add four clocks for each 16-bit word transfer with an odd address. For the 8088, add four clocks for each 16-bit word transfer.

Microprocessors and Microcomputer-Based System Design, 2nd Edition

NMI<sup>†</sup>

LOCK ODITSZAPC LOCK (no operands) LOCK Flags Lock bus Transfers\* Bytes Coding Example Clocks Operands 2 LOCK XCHG FLAG,AL (no operands) ODITSZAPC LODS source-string LODS Operands Load string Clocks Transfers\* Bytes Coding Example Operands source-string 12 1 1 LODS CUSTOMER NAME REP LODS NAME 9+13/rep 1/rep (repeat) source-string ODITSZAPC LOOP short-label LOOP Operands Loop Operands Clocks Transfers\* Bytes Coding Example 17/5 2 LOOP AGAIN short-label ODITSZAPC LOOPE/LOOPZ short-label LOOPE/LOOPZ Loop if equal/Loop if zero Operands Clocks Transfers\* Bytes Coding Example LOOPE AGAIN short-label 18 or 6 ODITSZAPC LOOPNE/LOOPNZ short-label LOOPNE/LOOPNZ Flags Loop if not equal/Loop if not zero Transfers\* **Bytes** Coding Example Operands Clocks 2 LOOPNE AGAIN 19 or 5 short-label

NMI (external nonmaskable interrupt)

OSITSZAPC

Flags

<sup>\*</sup>For the 8086, add four clocks for each 16-bit word transfer with an odd address. For the 8088, add four clocks for each 16-bit word transfer. †NMI is not an instruction; it is included in table 2-21 only for timing information.

MOV		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			Floor ODITSZAPC	
MOV Operation	MOV des Move	stination, so	ource	Flags ODITSZAPC		
Operands		Clocks	Transfers*	Bytes	Coding Example	
memory, accumulator accumulator, memory register, register register, memory memory, register register, immediate memory, immediate seg-reg, reg16 seg-reg, mem16 reg16, seg-reg memory, seg-reg		10 10 2 8+EA 9+EA 4 10+EA 2 8+EA 2 9+EA	1 1 1 1 1 - 1	3 3 2 2-4 2-4 2-3 3-6 2 2-4 2	MOV ARRAY [SI]; AL MOV AX, TEMP_RESULT MOV AX, CX MOV BP, STACK_TOP MOV COUNT [DI], CX MOV CL, 2 MOV MASK [BX] [SI], 2CH MOV ES, CX MOV DS, SEGMENT_BASE MOV BP, SS MOV [BX].SEG_SAVE, CS	

MOVS	MOVS Move s	dest-string,s	ource-string	Flags ODITSZAPC	
Operands		Clocks	Transfers*	Bytes	Coding Example
dest-string, source-string (repeat) dest-string, source-	string	18 9+17/rep	2 2/rep	1	MOVS LINE EDIT_DATA REP MOVS SCREEN, BUFFER

MOVSB/MOVSW		/MOVSW (n ring (byte/w	o operands) ord)	Flags ODITSZAPC  Coding Example	
Operands		Clocks	Transfers*		
(no operands) (repeat) (no operands)		18 9+17/rep	2 2/rep	1	MOVSB REP MOVSW

MUL		MUL source Multiplication, unsigned			Flags X UUUU)	
Opera	inds	Clocks	Transfers*	Bytes	Coding Example	
reg8 reg16 mem8	4 2	70-77 118-133 (76-83) + EA	<del>-</del> 1	2 2 2-4	MUL BL MUL CX MUL MONTH [SI]	
mem16		124-139) + EA	1	2-4	MUL BAUD_RATE	

<sup>\*</sup>For the 8086, add four clocks for each 16-bit word transfer with an odd address. For the 8088, add four clocks for each 16-bit word transfer.

NEG	stination			Flags ODITSZAPC		
Operands		Clocks	Transfers*	Bytes	Coding Example	
register memory		3 -16 + EA		2 2-4	NEG AL NEG MULTIPLIER	

<sup>\*0</sup> if destination = 0

NOP	NOP (no No Ope	o operands) ration	Flags ODITSZAPC		
Operands		Clocks	Transfers*	Bytes	Coding Example
(no operands)		3	_	1	NOP

NOT NOT Logic		estination I not		Flags ODITSZAP (	
		Clocks	Transfers*	Bytes	Coding Example
register memory		3 16 + EA	2	2 2-4	NOT AX NOT CHARACTER

		OR destination, source Logical inclusive or			
Clocks	Transfers*	Bytes	. Coding Example		
3	_	2	OR AL, BL		
9+EA	1	2-4	OR DX, PORT_ID [DI]		
16+EA	2	2-4	OR FLAG_BYTE, CL		
4		2-3	OR AL, 01101100B		
. 4	_	3-4	OR CX,01H		
17 + EA	2	3-6	OR [BX].CMD_WORD,0CFH		
	3 9+EA 16+EA 4	3 — 9+EA 1 16+EA 2 4 — 4 —	3 — 2 9 + EA 1 2-4 16 + EA 2 2-4 4 — 2-3 4 — 3-4		

OUT	OUT port,accumulator Output byte or word				Flags ODITS ZAPO	
Operands		Clocks	Transfers*	Bytes	Coding Example	
immed8, accumulator DX, accumulator		10 8	1	2	OUT 44, AX OUT DX, AL	

POP	The second second	estination ord off stack	Flags ODITSZAPO		
Operands		Clocks	Transfers*	Bytes	Coding Example
register seg-reg (CS illegal)		8 8	1 1	1	POP DX POP DS
memory		17 + EA	2	2-4	POP PARAMETER

<sup>\*</sup>For the 8086, add four clocks for each 16-bit word transfer with an odd address. For the 8088, add four clocks for each 16-bit word transfer.

POPF		o operands s off stack	Flags	O D I T S Z A P C R R R R R R R R		
Operands		Clocks	Transfers*	Bytes	С	oding Example
(no operands)		8	1	1	POPF	

PUSH	2.2.5.5.5.5.5	PUSH source Push word onto stack			Flags ODITSZAPC	
Operands		Clocks	Transfers*	Bytes	Coding Example .	
register seg-reg (CS legal)		11 10	1 1	1	PUSH SI PUSH ES	
memory		16 + EA	2	2-4	PUSH RETURN_CODE [SI]	

PUSHF		(no operand gs onto sta	Flags ODITSZAPC		
Operands		Clocks	Transfers*	Bytes	Coding Example
(no operands)		10	1	1	PUSHF

RCL	RCL destination, count Rotate left through carry				Flags ODITSZAPC	
Operands		Clocks	Transfers*	Bytes	Coding Example	
register, 1	-	2	_	2	RCL CX, 1	
register, CL		8+4/bit	_	2	RCL AL CL	
memory, 1		15 + EA	2	2-4	RCL ALPHA, 1	
memory, CL	×	20 + EA + 4/bit	2	2-4	RCL [BP].PARM, CL	

RCR	RCR designation,co Rotate right through		Flags ODITSZAPC		
Operand	ls Clocks	Transfers*	Bytes	Coding Example	
register, 1	2	_	2	RCR BX,1	
register, CL	8+4/bit	_	2	RCR BL, CL	
memory, 1	15 + EA	2	2-4	RCR [BX].STATUS, 1	
memory, CL	20 + EA + 4/bit	2	2-4	RCR ARRAY [DI], CL	

REP		REP (no operands) Repeat string operation			Flags ODITSZAP.C
Operands		Clocks	Transfers*	Bytes	Coding Example
(no operands)		2	-	1	REP MOVS DEST, SRCE

<sup>\*</sup>For the 8086, add four clocks for each 16-bit word transfer with an odd address. For the 8088, add four clocks for each 16-bit word transfer.

(no operands) erands

REPE/REPZ	REPE/F Repeatst	REPZ (no operation)	erands) while equal/while	ezero	Flags
Operands	Repeat strii	Clocks	Transfers*	Bytes	Flags Coding Example
(no operands) perands		Cloe2s	Trans <del>te</del> rs*	Byt <b>d</b> s	REPE CMPS DATA, KEY
o operands)		2	-	1	REPE CMPS DATA, KEY
REPNE/REPNZ		/REPNZ (no ring operation	operands) while not equal/r	notzero	Flags ODITSZAPC
Operands	Repeat suff	Glocks **	Transfers*	Bytes	Coding Example
(no operands) perands		Gloc2s	Transters*	Byte <b>l</b> s	REPNE SCAS INPUT_LINE
e operands)		4		1	REPNE SCASINPUT LINE
RET		ional-pop-va from proced			Flags ODITSZAPC
Operands	Return fre	Clocks	Transfers*	Bytes	Coding Example
(intra-segment, no pop) (intra-segment, pop) (inter-segment, no pop) (inter-segment, pop)		12 18 18 17	frans(4rs*	3 1 3 3	RET Coding Example RET 4 RET 2
ROL ROL de Rotate I		Mation coup		Flags ODITSZAPO	
Operands	Rotate lef	Clocks	Transfers	Bytes	Coding Examples
register, 1 Operands register, CL memory, 1 memory, CL emory, CL		2 8+4/bit 15+EA 20+EA+ 4/bit	2 2 2 2 2	2 2 2-4 2-4	ROL BX, 1 Examples ROL DI, CL ROL FLAG_BYTE [DI],1 ROL ALPHA, CL
ROR	ROR de	estination,co	ount		Flags ODITSZAPC
Operand	Rotaterig	Clocks	Transfers*	Bytes	Coding Example
register, 1 Operand register, CL memory, 1 memory, CL 2		8+4/bit 15+EA 20+EA+ 4/bit		2 2 2-4 2-4	ROR AL,1 Example ROR BX, CL ROR PORT_STATUS,1 ROR CMD_WORD, CL
SAHF		no operands H into flags	5)		Flags ODITSZAPO

<sup>\*</sup>For the 8086, add four clocks for each 16-bit word transfer with an odd address. For the 8088, add four clocks for each 16-bit word transfer.

SAHFoding Example

2-21 only for timing information.

SAL/SHL	SAL/SHL destination, count Shift arithmetic left/Shift logical left			Flags ODITSZAPC
Operands	Clocks	Transfers*	Bytes	Coding Examples
register,1	2	_	2	SAL AL,1
register, CL	8+4/bi	- 1	2	SHL DI, CL
memory,1	15 + EA	2	2-4	SHL [BX].OVERDRAW, 1
memory, CL	20 + EA - 4/bit	- 2	2-4	SAL STORE_COUNT, CL

SAR destination, source Shift arithmetic right					Flags ODITSZAPC		
Operands		Clocks	Transfers*	Bytes	Coding Example		
register, 1		2	_	2	SAR DX.1		
register, CL		8+4/bit	_	2	SAR DI, CL		
memory, 1	×	15 + EA	2	2-4	SAR N_BLOCKS, 1		
memory, CL		20 + EA + 4/bit	2	2-4	SAR N_BLOCKS, CL		

SBB	SBB destination, source Subtract with borrow				Flags	O C	TIC			A P	-01
Operands		ks T	Transfers*	Bytes	Coding Example						
register, register	3		_	. 2	SBB BX	. CX					
register, memory	9 + E	A	1	2-4	SBB DI,	[BX]	.PAY	ME	NT		
memory, register	16+	EA	2	2-4	SBB BA						
accumulator, immediate	4		_	2-3	SBB AX	. 2	- 25				
register, immediate	4		_	3-4	SBB CL	Maria Ca					
memory, immediate	17+	EA	2	3-6	SBB CO	Districts	[SI].	10			

SCAS	SCAS d Scan st	est-string ring	Flags	O D X	ΙT			A			
Operands		Clocks	Transfers*	Bytes	С	oding	Ex	am	ple	,	
dest-string (repeat) dest-string	=	15 9+15/rep	1 1/rep	1.	SCAS IN					1	

SEGMENT <sup>†</sup>		NT override to specifie	prefix ed segment	Flags ODITSZAPC	
Operands		Clocks	Transfers*	Bytes	Coding Example
(no operands)		2	_	1	MOV SS:PARAMETER, AX

<sup>\*</sup>For the 8086, add four clocks for each 16-bit word transfer with an odd address. For the 8088, add four clocks for each 16-bit word transfer.

†ASM-86 incorporates the segment override prefix into the operand specification and not as a separate instruction. SEGMENT is included in table

		HR destination,co	unt	Flags ODITSZAPC	
		Clocks	Transfers*	Bytes	Coding Example
register, 1	7 (2)	2		2	SHR SI, 1
register, CL		8+4/bit	_	2	SHR SI, CL
memory, 1		15+EA	2	2-4	SHR ID_BYTE [SI] [BX], 1
memory, CL	mula a	20 + EA + 4/bit	2	2-4	SHR INPUT_WORD, CL

SINGLE STEP† SINGLE STEP (Trap flag interrupt) Interrupt if TF = 1				Flags ODITSZAPC	
Operands		Clocks	Transfers*	Bytes	Coding Example
(no operands)		50	5	N/A	N/A

STC	V	STC (no Set carr	operands) y flag	WE SE	Flags ODITSZAPC
Operands		Clocks	Transfers*	Bytes	Coding Example
(no operands)		2	-	1	STC

STD	STD (no operands) Set direction flag					DITSZAPC 1
Operands		Clocks	Transfers*	Bytes	Codi	ng Example .
(no operands)		2	_	1	STD	42

STI		operands) rrupt enable	e flag	Flags ODITSZAP		
Operands		Clocks	Transfers*	Bytes	Coding Example	
(no operands)		2		1	STI	

STOS		est-string te or word s	string	Flags ODITSZAPO		
Operands		Clocks	Transfers*	Bytes	Coding Example	
dest-string (repeat) dest-string	E.s.	11 9+10/rep	1 1/rep	1	STOS PRINT_LINE REP STOS DISPLAY	

<sup>\*</sup>For the 8086, add four clocks for each 16-bit word transfer with an odd address. For the 8088, add four clocks for each 16-bit word transfer. †SINGLE STEP is not an instruction; it is included in table 2-21 only for timing information.

SUB destination, source Subtraction					Flags ODITSZAPC		
Operands		Clocks	Transfers*	Bytes	Coding Example		
register, register	, Yo	3	_	2	SUB CX, BX		
register, memory		9 + EA	1	2-4	SUB DX, MATH_TOTAL [SI]		
memory, register		16 + EA	2	2-4	SUB [BP+2], CL		
accumulator, immediate		4	_	2-3	SUB AL, 10		
register, immediate		4	_	3-4	SUB SI, 5280		
memory, immediate		17+EA	2	3-6	SUB [BP].BALANCE, 1000		

TEST	TEST destination, source Test or non-destructive logical and				Flags 0 DITSZAPC 0 XXUX0
Operands		locks	Transfers*	Bytes	Coding Example
register, register		3	_	2	TEST SI, DI
register, memory		+EA	1	2-4	TEST SI, END_COUNT
accumulator, immediate		4	_	2-3	TEST AL, 00100000B
register, immediate		5	_	3-4	TEST BX, 0CC4H
memory, immediate		+EA	-	3-6	TEST RETURN_CODE, 01H

WAIT		WAIT (no operands) Wait while TEST pin not asserted			Flags ODITSZAPC
Operands		Clocks	Transfers*	Bytes	Coding Example
(no operands)		3 + 5n	_	1	WAIT

хсна	XCHG de Exchang	estination,s	source	Flags ODITSZAPC	
Operands	Clocks	Transfers*	Bytes	Coding Example	
accumulator, reg16 memory, register register, register		3 17+EA 4		1 2-4 2	XCHG AX, BX XCHG SEMAPHORE, AX XCHG AL, BL

XLAT	urce-table e			Flags ODITSZAPC		
Operan	Clocks	Transfers*	Bytes	Coding Example		
source-table	11	1	1	XLAT ASCII_TAB		

<sup>\*</sup>For the 8086, add four clocks for each 16-bit word transfer with an odd address. For the 8088, add four clocks for each 16-bit word transfer.

XOR	XOR de Logical	stination, so exclusive o	r .	Flags ODITSZAP 0 XXUX				
Operands	Clocks	Transfers*	Bytes	Coding Example				
memory, register accumulator, immediate 4 register, immediate 4		3 9+EA 16+EA 4 4 17+EA	1 2 - 2	2 2-4 2-4 2-3 3-4 3-6	XOR CX, BX XOR CL, MASK_BYTE XOR ALPHA [SI], DX XOR AL, 01000010B XOR SI, 00C2H XOR RETURN_CODE, 0D2H			

<sup>\*</sup>For the 8086, add four clocks for each 16-bit word transfer with an odd address. For the 8088, add four clocks for each 16-bit word transfer.

## APPENDIX F GLOSSARY/ASCII CODES

Absolute Addressing: The specific identification number (address) permanently assigned to a storage location, device, or register by the machine designer. Used to locate information and assist in circuit fault diagnosis.

Accumulator: Used for storing the result after most ALU operations; 8 bits long for an 8-bit microprocessor.

Address: A unique identification number (or locator) of some source or destination of data. That part of an instruction which specifies the register or memory location of an operand involved in the instruction.

Addressing Mode: The manner in which a microprocessor determines the operand and destination addresses in an instruction cycle.

Address Register: A register used to store the address (label for a memory location) of data being fetched or stored, a sequence of instructions to be executed, or the location to which control will be transferred.

Address Space: The number of storage locations in a microcomputer's memory that can be directly addressed by the microprocessor. The addressing range is determined by the number of address pins provided with the microprocessor chip.

American Standard Code for Information Interchange (ASCII): An 8-bit code commonly used with microprocessors for representing alphanumeric codes.

Analog-to-Digital (A/D) Converter: Transforms an analog voltage into its digital equivalent.

Architecture: The organizational structure or hardware configuration of a computer system.

Arithmetic and Logic Unit (ALU): A digital circuit which performs arithmetic and logic operations on two n-bit numbers.

Assembler: A program that translates an assembly language program into a machine language program.

Assembly Language: A type of microprocessor programming language that uses a semi-English-language statement.

Asynchronous Operation: The execution of a sequence of steps such that each step is initiated upon completion of the previous step. For bus structures, this implies a timing protocol that uses no clock and has no period; hence system operation proceeds at a rate governed by the time-constants of the enabled circuitry.

Asynchronous Serial Data Transmission: The transmitting device does not need to be synchronized with the receiving device.

Autodecrement Addressing Mode: The contents of the specified microprocessor register are first decremented by K (1 for byte, 2 for 16-bit, and 4 for 32-bit) and then the resulting value is used as the address of the operand.

Autoincrement Addressing Mode: The contents of a specified microprocessor register are used as the address of the operand first and then the register contents are automatically incremented by K (1 for byte, 2 for 16-bit, and 4 for 32-bit).

Bandwidth: Bandwidth of a bus or memory is a measure of communications throughput and can be represented as the product of the maximum number of transactions per second and number of data bits per transaction.

Barrel Shifter: A specially configured shift register that is normally included in 32-bit microprocessors for fast shift operations.

Base Address: An address that is used to convert all relative addresses in a program to absolute (machine) addresses.

Base Page Addressing: This instruction typically uses two bytes: the first byte is the op code, and the second byte is the low-order address byte. The high-order address byte is assumed to be the base-page number.

Baud Rate: Rate of data transmission in bits per second.

Binary-Coded Decimal (BCD): The representation of 10 decimal digits, 0 through 9, by their corresponding 4-bit binary numbers.

Bit: An abbreviation for a binary digit. A unit of information equal to one binary decision or one of two possible states (one or zero, on or off, true or false) and represents the smallest piece of information in a binary notation system.

Bit-Slice Microprocessor: Divides the elements of a central processing unit (ALU, registers, and control unit) among several ICs. The registers and ALU are usually contained in a single chip. These microprocessors can be cascaded to produce microprocessors of variable word lengths such as 8, 12, 16, 32. The control unit of a bit-slice microprocessor is typically microprogrammed.

Block Transfer DMA: A peripheral device requests the DMA transfer via the DMA request line, which is connected directly or through a DMA controller chip to the microprocessor. The DMA controller chip completes the DMA transfer and transfers the control of the bus to the microprocessor.

Branch: The branch instruction allows the computer to skip or jump out of program sequence to a designated instruction either unconditionally or conditionally (based on conditions such as carry or sign).

Breakpoint: Allows the user to execute the section of a program until one of the breakpoint conditions is met. It is then halted. The designer may then single step or examine memory and registers. Typically breakpoint conditions are program counter address or data references. Breakpoints are used in debugging assembly language programs.

Buffer: A temporary memory storage device designed to compensate for the different data rates between a transmitting device and a receiving device (for example, between a CPU and a peripheral). Current amplifiers are also sometimes referred to as buffers.

Appendix F 743

Bus: A collection of parallel unbroken electrical signal lines that interconnect or link computer modules. The typical microcomputer interface includes separate buses for address, data, control, and power functions.

Bus Arbitration: Bus operation protocols that guarantee conflict-free access to a bus. Arbitration is the process of selecting one respondent from a collection of several candidates that concurrently request service.

Bus Cycle: The period of time in which a microprocessor carries out all the necessary bus communications to implement a standard operation.

Byte: An 8-bit word.

Cache Memory: An ultra-high speed, directly accessible, relatively small semiconductor memory block used to store data/instructions that the microcomputer may need in the immediate future. Increases system bandwidth by reducing the number of externel memory fetches required by the processor. Typical 32-bit microprocessors are normally provided with on-chip cache memory.

Cathode Ray Tube (CRT): Evacuated glass tube with a fluorescent coating on the inner side of the screen.

Central Processing Unit (CPU): The portion of a computer containing the ALU, register section, and control unit.

Clock: Timing signals providing synchronization among the various components in a microcomputer system.

Code: A system of symbols or sets of rules for the representation of data in a digital computer. Some examples include binary, BCD, and ASCII.

Compiler: A software program which translates the source code written in a high-level programming language into machine language that is understandable to the processor.

Complementary Metal Oxide Semiconductor (CMOS): Provides low power density and high noise immunity.

Concurrency: The occurrence of one or more operations at a time (see Parallel Operation).

Conditional Branching: Conditional branch instructions are used to change the order of execution of a program based on the conditions set by the status flags.

Condition Code Register: Contains information such as carry, sign, zero, and overflow based on ALU operations.

Control Store: Used to contain microcode (usually in ROM) in order to provide for microprogrammed "firmware" control functions. An integral part of a microprogrammed system controller.

Control Unit: Part of the microprocessor; its purpose is to read and decode instructions from the memory.

Controller/Sequencer: The hardware circuits which provide signals to carry out selection and retrieval of instructions from storage in sequence, interpret them, and initiate the required operation. The system functions may be implemented by hardware control, firmware control, or software control.

Coprocessor: A companion microprocessor that performs specific functions such as floating-point operations independently from the microprocessor to speed up overall operations.

CPU Space: Protected memory space addressable only by the microprocessor itself; it is used for a processor's internal functions or vectored exception processing.

CRT Controller: Provides all logic functions for interfacing the microprocessor to a CRT.

Cycle Stealing DMA: The DMA controller transfers a byte of data between the microcomputer's memory and a peripheral device such as the disk by stealing a clock cycle of the microprocessor.

Data: Basic elements of information represented in binary form (that is, digits consisting of bits) that can be processed or produced by a microcomputer. Data represents any group of operands made up of numbers, letters, or symbols denoting any condition, value, or state. Current typical microcomputer operand sizes include: a word, which typically contains 2 bytes or 16 bits; a long word, which contains 4 bytes or 32 bits; a quad word, which contains 8 bytes or 64 bits.

Data Counter (DC): Also known as Memory Address Register (MAR). Stores the address of data; typically, 16 bits long for 8-bit microprocessors.

Data Register: A register used to temporarily hold operational data being sent to and from a peripheral device.

Debugger: A program that executes and debugs the object program generated by the assembler or compiler. The debugger provides a single stepping, breakpoints, and program tracing.

Decoder: A device capable of generating 2n output lines based on n inputs.

Direct Memory Access (DMA): A type of input/output technique in which data can be transferred between the microcomputer memory and external devices without the microprocessor's involvement.

Directly Addressable Memory: The memory address space in which the microprocessor can directly execute programs. The maximum directly addressable memory is determined by the number of the microprocessor's address pins.

Dynamic RAM: Stores data in capacitors and, therefore, must be refreshed; uses refresh circuitry.

EAROM (Electrically Alterable Read-Only Memory): Can be programmed without removing the memory from its sockets. This memory is also called read-mostly memory since it has much slower write times than read times.

Editor: A program that produces an error-free source program, written in assembly or high-level languages.

Effective Address: The final address used to carry out an instruction. Determined by the addressing mode.

Emulator: A hardware device that allows a microcomputer system to emulate (that is, mimic the procedures or protocols) another microcomputer system.

Encode: To apply the rules governing a specific code. For example, the selection of which hardware devices to enable during an operation can occur automatically by encoding individual device identifications into the instructions themselves. Hence, to encode is to convert data from its natural form into a machine-readable code usable to the computer.

EPROM (Erasable Programmable Read-Only Memory): Can be programmed and erased using ultraviolet light. The chip must be removed from the microcomputer system for programming.

Exception Processing: The CPU processing state associated with interrupts, trap instructions, tracing, and other exceptional conditions, whether they are initiated internally or externally.

Extended Binary-Coded Decimal Interchange Code (EBCDIC): An 8-bit code commonly used with microprocessors for representing character codes.

Firmware: Permanently stored, unalterable program instructions contained in the ROM section of a computer's memory (see Control Store).

Flag(s): An indicator, often a single bit, to indicate some conditions such as trace, carry, zero, and overflow.

Flash Memory: Nonvolatile and reprogrammable memory. Fabricated by using ETOXII (EPROM tunnel oxide) technology which is a combination of EPROM and EEPROM technologies. Can be reprogrammed while embedded in the board. However, one can only change a sector or block (consisting of multiple bytes) at a time.

Flowchart: Representation of a program in a schematic form. It is convenient to flowchart a problem before writing the actual programs.

Global Bus: A computer bus system that is available to and shared by a number of processors connected together in a multiprocessor system environment.

Handshaking: Data transfer via exchange of control signals between the microprocessor and an external device.

Hardware: The physical electronic circuits (chips) that make up the microcomputer system.

HCMOS: Low-power HMOS.

Hexadecimal Number System: Base-16 number system.

Hierarchical Memory: A memory organization or informational structure in which functional relationships are associated with different levels.

High-Level Language: A type of programming language that uses a more understandable human-oriented language such as Pascal.

HMOS: High-performance MOS reduces the channel length of the NMOS transistor and provides increased density and speed in LSI and VLSI circuits.

Immediate Address: An address that is used as an operand by the instruction itself.

Implied Address: An address not specified, but contained implicitly in the instruction.

In-Circuit Emulation: The most powerful hardware debugging technique; especially valuable when hardware and software are being debugged simultaneously.

Index: A symbol used to identify or place a particular quantity in an array (list) of similar quantities. Also, an ordered list of references to the contents of a larger body of data such as a file or record.

Indexed Addressing: Typically uses 3 bytes: the first byte for the op code and the next 2 bytes for the 16-bit address. The effective address of the instruction is determined by the sum of the 16-bit address and the contents of the index register.

Index Register: A register used to hold a value used in indexing data, such as when a value is used in indexed addressing to increment a base address contained within an instruction.

Indirect Address: A register holding a memory address to be accessed.

Instruction: A program statement (step) that causes the microcomputer to carry out an operation, and specifies the values or locations of all operands.

Instruction Cycle: The sequence of operations that a microprocessor has to carry out while executing an instruction.

Instruction Register (IR): A register storing instructions; typically 8 bits long for an 8-bit microprocessor.

Instruction Set: Lists all the instructions (available in machine code) that the microcomputer can execute.

Interleaved DMA: Using this technique, the DMA controller takes over the system bus when the microprocessor is not using it.

Internal Interrupt: Activated internally by exceptionally conditions such as overflow and division by zero.

Interpreter: A program that executes a set of machine language instructions in response to each high-level statement in order to carry out the function.

Interrupt I/O: An external device can force the microcomputer system to stop executing the current program temporarily so that it can execute another program known as the interrupt service routine.

Interrupts: A temporary break in a sequence of a program, initiated externally, causing control to pass to a routine, which performs some action while the program is stopped.

I/O (Input/Output): Describes that portion of a microcomputer system that exchanges data between the microcomputer system and the external world, or the data itself.

I/O Port: A module that contains control logic and data storage used to connect a micro-computer to external peripherals.

Keyboard: Has a number of pushbutton-type switches configured in a matrix form (rows × columns).

Keybounce: When a mechanical switch opens or closes, it bounces (vibrates) for a small period of time (about 10–20 ms) before settling down.

Large-Scale Integration (LSI): An LSI chip contains more than 100 gates.

Linkage Editors: Connect the individual programs together which are assembled or compiled independently.

**Linked Programming:** The process of joining a subprogram with a main program or joining two separate programs together to form a single program.

Local Area Network: A collection of devices and communication channels that connect a group of computers and peripherals devices together so that they can communicate with each other.

Logic Analyzer: A hardware development aid for microprocessor-based design; gathers data on the fly and displays it.

Logical Address Space: All storage locations with a programmer's addressing range.

Loops: A programming control structure where a sequence of microcomputer instructions are executed repeatedly (looped) until a terminating condition (result) is satisfied.

Machine Code: A binary code (composed of bit patterns) that a microcomputer can sense, read, interpret, recognize, and manipulate.

Machine Language: A type of microprocessor programming language that uses binary or hexadecimal numbers.

Macroinstruction: Commonly known as an instruction; initiates execution of a complete microprogram.

Macroprogram: The assembly language program.

Mask: A pattern of bits used to specify (or mask) which bit parts of another bit pattern are to be operated on and which bits are to be ignored or "masked" out.

Mask ROM: Programmed by a masking operation performed on the chip during the manufacturing process; its contents cannot be changed by the user.

Maskable Interrupt: Can be enabled or disabled by executing typically the instructions such as EI and DI, respectively. If the microprocessor's interrupt is disabled, the microprocessor ignores the interrupt.

Memory: Any storage device which can accept, retain, and read back data. Usually refers to a computer subsystem of internal RAM- or ROM-based storage devices.

Memory Access Time: Average time taken to read a unit of information from the memory.

Memory Address Register (MAR): Also known as the Data Counter (DC). Stores the address of the data; typically 16 bits long for 8-bit microprocessors.

Memory Cycle Time: Average time lapse between two successive read operations.

Memory Management Unit (MMU): Performs address translation and protection functions.

Memory Map: A representation of the physical location of software within a microcomputer's addressable main storage.

Memory-Mapped I/O: A microprocessor communications methodology (addressing scheme) where the data, address, and control buses extend throughout the system, with every connected device treated as if it were a memory location with a specific address. Manipulation of I/O data occurs in "interface registers" (as opposed to memory locations); hence there are no input (read) or output (write) instructions used in memory-mapped I/O.

Microcode: A set of "subcommands" or "pseudocommands" built into the hardware (usually stored in ROM) of a microcomputer (that is, firmware) to handle the decoding the execution of higher-level instructions such as arithmetic operation.

Microcomputer: Consists of a microprocessor, a memory unit, and an input/output unit.

Microcontroller: Typically includes a microcomputer, timer, A/D (Analog to Digital) and D/A (Digital to Analog) converters in the same chip.

Microinstruction: Most microprocessors have an internal memory called control memory. This memory is used to store a number of codes called microinstructions. These microinstructions are combined to design the instruction set of the microprocessor.

Microprocessor: The Central Processing Unit (CPU) of a microcomputer.

Microprocessor Development System: A tool for designing and debugging both hardware and software for microcomputer-based systems.

Microprocessor-Halt DMA: Data transfer is performed between the microcomputer's memory and a peripheral device either by completely stopping the microprocessor or by a technique called cycle stealing.

Microprogramming: The microprocessor can use microprogramming to design the instruction set. Each instruction in the instruction register initiates execution of a microprogram in the control unit to perform the operation required by the instruction.

Module: (1) Any single hardware arrangement (device or component) within a microcomputer system. (2) Any software, routine, or subroutine.

Monitor: Consists of a number of subroutines grouped together to provide "intelligence" to a microcomputer system. This intelligence gives the microcomputer system the capabilities for debugging a user program, system design, and displays.

Multiplexer: A hardware device which allows a microprocessor to be physically connected to a number of communication channels to receive or transmit data.

Multiprocessing: The process of executing two or more programs in parallel, handled by multiple processors all under common control. Typically each processor will be assigned specific processing tasks.

Multitasking: Operating system software that permits more than one program to run on a single microprocessor. Even though each program is given a small time slice in which to execute, the user has the impression that all tasks (different programs) are executing at the same time.

Multiuser: Describes a computer operating system that permits a number of users to access the system on a time-sharing basis.

Nested Subroutine: A commonly used programming technique that includes one subroutine entirely embedded within the "scope" of another subroutine.

Nibble: A 4-bit word.

NMOS: Denser and faster in comparison to PMOS. Most 8-bit microprocessors and some 16-bit microprocessors are fabricated using this technology.

Noncontiguous: Noncontiguous in nature. Refers to breaks in the linear sequential flow of any information structure.

Nonmaskable Interrupt: Occurrence of this type of interrupt cannot be ignored by the microprocessor, even though the interrupt capability of the microprocessor is disabled. Its effect cannot be disabled by instruction.

Non-Multiplexed: A non-multiplexed system indicates a direct single communication channel (that is, electrical wires) connection to the microprocessor.

Object Code: The binary (machine) code into which a source program is translated by a compiler, assembler, or interpreter.

Octal Number System: Base-8 number system.

One-Pass Assembler: This assembler goes through the assembly language program once and translates the assembly language program into a machine language program. This assembler has the problem of defining forward references. See Two-Pass Assembler.

Op Code (Operation Code): The instruction represented in binary form.

Operand: A datum or information item involved in an operation from which the result is obtained as a consequence of defined actions (that is, data which is operated on by an instruction). Various operand types contain information, such as source address, destination address, or immediate data.

Operating System: Consists of a number of program modules to provide resource management. Typical resources include microprocessors, disks, and printers.

Operation: (1) Means by which a result is obtained from an operand(s). (2) An action defined by a single instruction or single logical element.

Page: Some microprocessors, such as the Motorola 6800 and the MOS 6502, divide the 65,536 memory locations into 256 blocks. Each of these blocks is called a page and contains 256 addresses.

Parallel Operation: Any operation carried out simultaneously with a related operation.

Parallel Transmission: Each bit of binary data is transmitted over a separate wire.

Parity: The number of 1's in a word is odd for odd parity and even for even parity.

Peripherals: An I/O device capable of being operated under the control of a CPU through communication channels. Examples include disk drives, keyboards, CRTs, printers, modems, etc.

Personal Computer: Low-cost, affordable microcomputer used by an individual or a small group for video games, daily schedules, and industrial applications.

Physical Address Space: Address space is defined by the address pins of the microprocessor.

Pipeline: A technique that allows a microcomputer processing operation to be broken down into several steps (dictated by the number of pipeline levels or stages) so that the individual step outputs can be handled by the computer in parallel. Often used to fetch the processor's next instruction while executing the current instruction, which considerably speeds up the overall operation of the microcomputer.

Pointer: A storage location (usually a register within a microprocessor) that contains the address of (or points to) a required item of data or subroutine.

Polled Interrupt: A software approach for determining the source of interrupt in a multiple interrupt system.

POP Operation: Reading from the top or bottom of the stack.

Port: An access point (a register) for a microcomputer through which communication data may be passed to peripheral devices.

Primary Memory Store: That memory storage which is considered main, integral, or internal to the computing system. It is that storage which is physically most closely associated with the microprocessor and is directly controlled by it.

Primitives: A basic or fundamental unit; often refers to the lowest level of machine instruction or the lowest unit of programming language instruction.

Privileged Instructions: An instruction which is reserved for use by a computer's operating system, which will determine the range of system resources that the user is allowed to exploit.

Processor Memory: A set of microprocessor registers for holding temporary results when a computation is in progress.

Program: A self-contained sequence of computer software instructions (source code) that, when converted into machine code, directs the computer to perform specific operations for the purpose of accomplishing some processing task.

Program Array Logic (PAL): Similar to a ROM in concept except that it does not provide full decoding of the input lines. PAL's are used with 32-bit microprocessors for performing the memory decode function.

Program Counter (PC): A register that normally contains the address of the next instruction in the sequence of operations.

Programmed I/O: The microprocessor executes a program to perform all data transfers between the microcomputer system and external devices.

PROM (Programmable Read-Only Memory): Can be programmed by the user by using proper equipment. Once programmed, its contents cannot be altered.

Protocol: A list of data transmission conventions or procedures that encompass the timing, control, formatting, and data representations by which two devices are to communicate. Also known as hardware "handshaking", which is used to permit asynchronous communication.

PUSH Operation: Writing to the top or bostom of the stack.

Random Access Memory (RAM): A read/write memory. RAMs (static or dynamic) are volatile in nature (in other words, information is lost when power is removed).

Read-Only-Memory (ROM): A memory in which any addressable operand can be read from, but not written to, after initial programming. It is an asynchronous device whose access time is dictated by its internal circuit time delays. ROM storage is non-volatile (information is not lost when power is removed).

Real-Time Software: Computer code that allows processes to be performed during the actual time that a related physical I/O action takes place.

Reduced Instruction Set Computer (RISC): A necessary and sufficient instruction set is included. The RISC architecture maximizes speed by reducing clock cycles per instruction. Performs infrequent operations in software and frequent functions in hardware.

Register: A one-word, high-speed memory device usually constructed from flip-flops (electronic switches) that are directly accessible to the processor. It can also refer to a specific location in memory that contains word(s) used during arithmetic, logic, and transfer operations.

Register Indirect: Uses a register pair which contains the address of data.

Relative Address: An address used to designate the position of a memory location in a routine or program.

Rollover: Occurs when more than one key is pushed simultaneously.

Routine: A group of instructions for carrying out a specific processing operation. Usually refers to part of a larger program. A routine and subroutine have essentially the same meaning, but a subroutine could be interpreted as a self-contained routine nested within a routine or program.

Sample and Hold Circuit: When connected to the input of an A/D converter, it keeps a rapidly varying analog signal fixed during the A/D conversion process by storing it in a capacitor.

Scalar Microprocessor: Provided with one pipeline. Can execute one instruction per clock cycle. The 80486 is a scalar microprocessor.

Scaling: To adjust values or bring them into a range that is acceptable to a microcomputer.

Secondary Memory Storage: An auxiliary data storing device that supplements the main (primary) internal memory of a microcomputer. It is used to hold programs and data that would otherwise exceed the capacity of the main memory. Although it has a much slower access time, secondary storage is less expensive, Common devices include magnetic disk (floppy and hard), cassette tape, and videodisk.

Serial Transmission: Only one line is used to transmit the complete binary data bit by bit.

Single-Chip Microcomputer: Microcomputer (CPU, memory, and input/output) on a chip.

Single-Chip Microprocessor: Microcomputer CPU (microprocessor) on a chip.

Single Step: Allows the user to execute a program one instruction at a time and examine memory and registers.

Software: Programs in a microcomputer.

Source Code: The high-level language code used by a programmer to write computer instructions. This code must be translated to the object (machine) code to be usable to the microcomputer.

Stack: An area of read/write memory reserved to hold information about the status of a microcomputer the instant an interrupt occurs so that the microcomputer can continue processing after the interrupt has been handled. Another common use is in handling the accessing sequence of "nested" subroutines. The stacks are the last in/first out (LIFO) devices that are manipulated by using PUSH or POP instructions.

Stack Pointer: An address or register used to keep track of the storage and retrieval of each byte or word of information in the system stack.

Standard I/O: Utilizes a control pin on the microprocessor chip called the IO/M pin, in order to distinguish between input/output and memory; typically, IN and OUT instructions are used for performing input/output operations.

Static RAM: Stores data in flip-flops; does not need to be refreshed. Information is lost upon power failure unless backed up by battery.

Status Register: A register which contains information concerning the activity within the microprocessor or about the condition of a functional unit or peripheral device.

Subroutine: A program carrying out a particular function and which can be called by another program known as the main program. A subroutine needs to be placed only once in memory and can be called by the main program as many times as the programmer wants.

Superscalar Microprocessor: Provided with dual pipelining and executes more than one instruction per clock cycle. The Pentium is a superscalar microprocessor.

Supervisor: Provides the procedures or instructions for coordinating the use of system resources and maintaining the flow of operations through a microprocessor to perform I/O operations.

Supervisor State: When internal microprocessor system processing operations are conducted at a higher privilege level, it is usually in the supervisor state. An operating system typically executes in the supervisor state to protect the integrity of "basic" system operations from user influences.

Synchronous Operation: Operations that occur at intervals directly related to a clock period. Also, a bus protocol in such data transactions is controlled by a master clock and is completed within a fixed clock period.

Synchronous Serial Data Transmission: Data is transmitted or received based on a clock signal.

Tracing: A dynamic diagnostic technique in which a record of internal counter events is made to permit analysis (debugging) of the program's execution.

Tristate Buffer: Has three output states: logic 0, 1, and a high-impedance state. It is typically enabled by a control signal to provide logic 0 or 1 outputs. This type of buffer can also be disabled by the control signal to place it in a high-impedance state.

2's Complement: The 2's complement of a binary number is obtained by replacing each 0 with a 1 and each 1 with a 0 and adding one to the resulting number.

Two-Pass Assembler: This assembler goes through the assembly language program twice. In the first pass, the assembler defines the labels with the addresses. In the second pass, the assembler translates the assembly language program to the machine language. See One-Pass Assembler.

UART (Universal Asynchronous Receiver Transmitter): A chip that provides all the interface functions when a microprocessor transmits-or receives data to or from a serial device. Converts serial data to parallel and vice versa.

User State: Typical microprocessor operations processing conducted at the user level. The user state is usually at lower privilege level than the supervisor state. This protects basic system operation resources (the operating system).

Vectored Interrupts: A device identification technique in which the highest priority device with a pending interrupt request forces program execution to branch to an interrupt routine to handle exception processing for the device.

Very Large Scale Integration (VLSI): A VLSI chip contains more than 1000 gates.

Virtual Machine: A microcomputer whose hardware and software architecture is specifically designed to support virtual storage techniques. The virtual machine concept is widely used within multiprogramming environments.

Virtual Memory: A memory management operating system technique that allows programs or data to exceed the physical size of the main, internal, directly accessed memory. Program or data segments/pages are swapped from external disk storage as needed. The swapping is invisible (transparent) to the programmer. Therefore the programmer need not be concerned with the actual physical size of internal memory while writing the code.

Word: The bit size of a microprocessor refers to the number of bits that can be processed simultaneously by the basic arithmetic circuits of the microprocessor. A number of bits taken as a group in this manner is called a word.

Table for American Standard Code for Information Interchange (ASCII), Standard No. X3.4—1968 of the American National Standards Institute.

		$b_b b_5 b_4$ (column)								
	Row	000	001	010	011	100	101	110	111	
$b_3b_2b_1b_0$	(hex)	0	1	2	3	4	5	6	7	
0000	0	NUL	DLE	SP	0	6	P	•	p	
0001	1	SOH	DC1	!	1	A	Q	a	P	
0010	2	STX	DC2	11	2	В	R	b	r	
0011	3	ETX	DC3	#	3	C	S	С	s	
0100	4	EOT	DC4	\$	4	D	T	d	t	
0101	5	ENQ	NAK	8	5	E	U	e	u	
0110	6	ACK	SYN	&	6	F	V	f	v	
0111	7	BEL	ETB	,	7	G	W	g	W	
1000	8	BS	CAN	(	8	H	X	h	x	
1001	9	HT	EM	)	9	I	Y	i	У	
1010	٨	LF	SUB	*	:	J	Z	j	Z	
1011	В	VT	ESC	+	;	K	[	k	{	
1100	C	FF	FS	,	<	L	\	1	1	
1101	D	CR	GS	_	=	M	]	m	}	
1110	Е	SO	RS		>	N	^	n	~	
1111	F	SI	US	1	?	0	_	0	DEL	
Control c	odes							÷.		
NUL	Null					Dat	a link escap	oe .		
SOH	Start of heading					Des	vice control	1		
STX	Start of Text					Dev	vice control	2		
ETX	End	of text			DC3	Dev	vice control	3		
EOT	End	of transmis	ssion		DC4		Device control 4			
ENQ	Enqu	iiry			NAK	Neg	Negative acknowledge			
ACK		nowledge			SYN		Synchronize			
BEL	Bell				ETB					
BS		space			CAN EM	Cancel				
HT	Horizontal tab					3/4	End of medium			
LF	Line feed					THE	Substitute			
VT	Vertical tab					C Escape File separator				
FF	Form feed					File separator				
CR	Carriage return						Group separator			
SO	Shift out						Record separator			
SI	Shift in						Unit separator			
SP	Spac	c			DEL	Del	Delete or rubout			

## Bibliography

Allison, D. R., "A Design Philosophy for Microcomputer Architectures", *IEEE Trans. Computers*. Artwick, B. A., *Microcomputer Interfacing*, Prentice-Hall, 1980.

Baer, J.-L., Computer Systems Architecture, Computer Science Press, 1980.

Boyce, J. C., Microprocessor and Microcomputer Basics, Prentice-Hall, 1979.

Breeding, K., Microprocessor System Design Fundamentals, Prentice-Hall, 1995.

Brey, B., The Motorola Microprocessor Family: 68000, 68008, 68010, 68020, 68030, and 68040, Saunders College Publishing, 1992.

Burns, J., "Within the 68020," Electronics and Wireless Word, pp 209-212, February 1985; pp 103-106, March 1985.

Chi, C. S., "Advances in Mass Storage Technology," *IEEE Computer*, Vol. 15, no. 5, pp 60–74, May 1982.

Chow, C. K., "On Optimization of Storage Hierarchies," IBM Journal of Research and Development, pp 194–203, May 1974.

Cohn, D. L. and Melsa, J. L., A Step by Step Introduction to 8080 Microprocessor Systems, Dilithium Press, 1977.

Cramer, W. and Kane, G., 68000 Microprocessor Handbook, 2nd ed., Osborne/McGraw-Hill, 1986.

Danhor, K. J. and Smith, C. L., Computing System Fundamentals: An Approach Based on Microcomputers, Addison-Wesley, 1981.

Denning, P. J., "Virtual Memory," ACM Computing Surveys, Vol. 2, no. 3, pp 153-159, September 1970.

Electronic Industries Association, Washington, D.C., EIA Standard RS-232-C Interface, Electronic Industries Association, 1969.

Faggin, F., "How VLSI Impacts Computer Architecture," *IEEE Spectrum*, pp 28–31, May 1978. Feibus, M. and Slater, M., "Pentium Power," *PC Magazine*, April 27, 1993.

Fisher, E. and Jensen, C. W., Pet and the IEEE 488 Bus (BPIB), Osborne/McGraw-Hill, 1979. Friedman, A. D., Logical Design of Digital Systems, Computer Science 288, 1975.

Garland, H., Introduction to Microprocessor System Design, McGraw-Hill, 1979.

Gay, "6800 Family Memory Management — Part 1," Electronic Engineering, pp 39–48, June 1986.

Gibson, G. A. and Liu, Y., Microprocessors for Engineers and Scientists, Prentice-Hall, 1980. Gill, A., Machine and Assembly Language Programming of the PDP-11, 2nd ed., Prentice-Hall, 1983.

Girsline, G., 16-Bit Modern Microcomputers, The Intel 8086 Family, Prentice-Hall, 1985.

Gladstone, B. E., "Comparing Microcomputer Development System Capabilities," *Computer Design*, pp 83–90, February 1979.

Goody, R. W., Intelligent Microcomputer, SRA, 1982.

Goody, R., The Versatile Microcomputer, The Motorola Family, SRA, 1984.

Greenfield, J. D., Practical Digital Design Using IC's, John Wiley & Sons, 1977.

Greenfield, J. D. and Wray, W. C., Using Microprocessors and Microcomputers: The 6800 Family, John Wiley & Sons, 1983.

Greenfield, J. D., Practical Digital Design Using IC's, John Wiley & Sons, 1983.

Grinich, V. H. and Jackson, H. G., Introduction to Integrated Circuits, McGraw-Hill, 1975.

Hall, D. V., Microprocessors and Digital Systems, McGraw-Hill, 1980.

Hamacher, V. C., Vranesic, Z. G., and Zaky, S. G., Computer Organization, McGraw-Hill, 1978.

Hamacher, V. C., Vranesic, Z. G., and Zaky, S. G., Computer Organization, McGraw-Hill, 1984.

Harman, T. L. and Lawson, B., The Motorola MC68000 Microprocessor Family, Prentice-Hall, 1984.

Hartman, B., "16-Bit 68000 Microprocessor Concepts on 32-Bit Frontier," MC 68000 Article Reprints, Motorola, pp 50-57, March 1981.

Hayes, J. P., Computer Architecture and Organization, McGraw-Hill, 1978.

Hayes, J. P., Digital System Design and Microprocessors, McGraw-Hill, 1984.

Haynes, J. L., "Circuit Design with Lotus 1-2-3," BYTE, Vol. 10, no. 11, pp 143-156, 1985.

Hewlett-Packard, "HP 64000," Hewlett-Packard Journal, 1980.

Hnatek, E. R., A User's Handbook of Semiconductor Memories, John Wiley & Sons, 1977.

Holt, C. A., Electronic Circuits — Digital and Analog, John Wiley & Sons, 1978.

Horden, I., "Microcontrollers Offer Realtime Robotics Control," Computer Design, pp 98–101, October 15, 1985.

IEEE, "Technology 1994" — The Spectrum, January 1994.

IEEE, "Technology 1995" — The Spectrum, January-1995.

Intel, Microprocessors and Peripheral Handbook, Vol. 1, Microprocessors, Intel Corporation, 1988.

Intel, Microprocessors and Peripheral Handbook, Vol. 2, Peripheral, Intel Corporation, 1988.

Intel, 80386 Programmer's Reference Manual, Intel Corporation, 1986.

Intel, 80386 Hardware Reference Manual, Intel Corporation, 1986.

Intel, 80386 Advance Information, Intel Corporation, 1985.

Intel, 80387 Programmer's Reference Manual, 1987.

Intel, Intel 486 Microprocessor Family Programmer's Reference Manual, 1992.

Intel, Intel 486 Microprocessor Hardware Reference Manual, 1992.

Intel, i960 SA/SB Microprocessor, 1991.

Intel, Pentium Processor User's Manual, 1993.

Intel, 8080 and 8085 Assembly Language Programming Manual, Intel Corporation, 1978.

Intel, The 8086 Family User's Family, Intel Corporation, 1979.

Intel, Intel Component Data Catalog, Intel Corporation, 1979.

Intel, MCS-85 User's Manual, Intel Corporation, 1978.

Intel, MCS-86 User's Manual, Intel Corporation, 1982.

Intel, Memory Components Handbook, Intel Corporation, 1982.

Intel, SDK-85 User's Manual, Intel Corporation, 1978.

Intel, "Marketing Communications," The Semiconductor Memory Book, John Wiley & Sons, 1978.

Isaacson, R. et al., "The Oregon Report — Personal Computing," selected reprints from IEEE Computer, pp 226-237.

Johnson, "A Comparison of Mc68000 Family Processors," BYTE, pp 205-218, September 1986.

Johnson, C. D., Process Control Instrumentation Technology, John Wiley & Sons, 1977.

Johnson, R. C., "Microsystems Exploit Mainframe Methods," Electronics, 1981.

Kane, G., CRT Controller Handbook, Osborne/McGraw-Hill, 1980.

Kane, G., Hawkins, D., and Leventhal, L., 68000 Assembly Language Programming, Osborne/ McGraw-Hill, 1981.

King, T. and Knight, B., Programming the MC68000, Addison-Wesley, 1983.

Krutz, R. L., Microprocessors and Logic Design, John Wiley & Sons, 1980.

Krutz, R. L., Microprocessors and Logic Design, John Wiley & Sons, 1977.

Lesea, A. and Zaks, R., Microprocessor Interfacing Techniques, Sybex, 1978.

Leventhal, L. A., 8080A/8085 Assembly Language Programming, Osborne/McGraw-Hill, 1978.

Leventhal, L. A., Introduction to Microprocessors: Software, Hardware Programming, Prentice-Hall, 1978.

Leventhal, L. and Walsh, C., Microcomputer Experimentation with the Intel SDK-85, Prentice-Hall, 1980. Lewin, M., Logic Design and Computer Organization, Addison-Wesley, 1983.

Lipschutz, S., Essential Computer Mathematics, Schaum Outline Series, McGraw-Hill, 1982.

MacGregor, Mothersole, Meyer, The Motorola MC68020," IEEE MICRO, pp 101–116, August 1984.

MacGregor, "Diverse Applications Put Spotlight on 68020's Improvements," *Electronic Design*, pp 155–164, February 7, 1985.

MacGregor, "Hardware and Software Strategies for the MC68020," EDN, pp 163–168, June 20, 1985.

Mano, M., Computer System Architecture, Prentice-Hall, 1983.

McCartney, Groepler, "The 32-Bit 68020's Power Flows Fully Through a Versatile Interface," Electronic Design, pp 335-343, January 10, 1985.

Miller, M., Raskin, R., and Rupley, S., "The Pentium that Stole Christmas," PC Magazine, February 27, 1995.

MITS-ALTAIR, S-100 Bus, MITS, Inc., Albuquerque, NM.

Morse, S., The 8086/8088 Primer, 2nd ed., Hayden, 1982.

Motorola, 6809 Applications Notes, Motorola Corporation, 1978.

Motorola, MC68000 User's Manual, Motorola Corporation, 1979.

Motorola, 16-Bit Microprocessor - MC68000 User's Manual, 4th ed., Prentice-Hall, 1984.

Motorola, MC68000 16-Bit Microprocessor User's Manual, Motorola Corporation, 1982.

Motorola, MC68000 Supplement Material (Technical Training), Motorola Corporation, 1982.

Motorola, Microprocessor Data Material, Motorola Corporation, 1981.

Motorola, MC68020 User's Manual, Motorola Corporation, 1985.

Motorola, "MC68020 Course Notes," MTTA20 REV 2, July 1987.

Motorola, "MC68020/68030/88100 Audio Course Notes," 1988.

Motorola, MC88100 Data Sheets, Motorola Corporation, 1988.

Motorola, MC68020 User's Manual, 2nd ed., MC68020 UM/AD Rev. 1, Prentice-Hall, 1984.

Motorola, Programmer's Reference Manual (Includes CPU 32 Instructions), 1989.

Motorola, MC68040 User's Manual, 1989.

Motorola, Power PC 601, RISC Microprocessor User's Manual, 1993.

Motorola Technical Summary, 32-Bit Virtual Memory Microprocessor, MC68020 BR243/D. Rev. 2, Motorola Corporation, 1987.

Myers, G. and Budde, D., The 80960 Microprocessor Architecture, John Wiley & Sons, 1988.

Osborne, A., An Introduction to Microprocessors, Vol. 1, Basic Concepts, rev. ed., Osborne/McGraw-Hill, 1980; 2nd ed., 1982.

Osborne, A. and Kane, G., The Osborne Four- and Eight-Bit Microprocessor Handbook, Osborne/ McGraw-Hill, 1980.

Osborne, A. and Kane, G., The Osborne 16-Bit Microprocessor Handbook, Osborne/McGraw-Hill, 1981.

Rafiquzzaman, M., Microprocessors and Microcomputer Development Systems — Designing Microprocessor-Based Systems, Harper and Row, 1984.

Rafiquzzaman, M., Microprocessors and Microcomputer Development Systems, John Wiley & Sons, 1984.

Rafiquzzaman, M., Microcomputer Theory and Applications with the INTEL SDK-85, 2nd ed., John Wiley & Sons, 1987.

Rafiquzzaman, M., Microprocessors — Theory and Applications — Intel and Motorola, Prentice-Hall, 1992.

Rafiquzzaman, M. and Chandra, Modern Computer Architecture, West, 1988.

RCA, Evaluation Kit Manual for the RCA CDP1802 COSMAC Microprocessor, RCA Solid State Division, Somerville, NJ.

Rector, R. and Alexy, G., The 8086 Book, Osborne/McGraw-Hill, 1980.

Reichborn-Kjennerud, G., "Novel Methods of Integer Multiplication and Division," BYTE, Vol. 8, no. 6, pp 364–374, June 1983.

Ripps, Mushinsky, "32-Bit Up Speeds Code Design and Execution," *EDN*, pp 163–168, June 27, 1985.

Rockwell International, Microelectronic Devices Data Catalog, 1979.

Short, K. L., Microprocessors and Programmed Logic, Prentice-Hall, 1981.

Sloan, M. E., Introduction to Minicomputers and Microcomputers, Addison-Wesley, 1980.

Smith, J. and Weiss, S., "Power PC 601 and Alpha 21064: A Tale of Two RISCs," IEEE Computer, June 1994.

Solomon, "Motorola's Muscular 68020," Computers & Electronics, pp 74–79, October 1984. Sowell, E. F., Programming in Assembly Language, MACRO II, Addison-Wesley, 1984.

Starnes, T. W., "Compact Instruction Set Gives the MC68000 Power While Simplifying Its Operation," MC68000 Article Reprints, Motorola, pp 43–47, March 1981.

Strauss, E., The Waite Group, Inside the 80286, A Brady Book published by Prentice-Hall, 1986.

Stone, H. S., Introduction to Computer Architecture, SRA, 1980.

Stone, H. S., Microcomputer Interfacing, Addison-Wesley, 1982.

Streitmatter, G. A. and Fiore, V., Microprocessors, Theory and Applications, Reston Publishing, 1979.

Stritter, E. and Gunter, T., "A Microprocessor Architecture for a Changing World: The Motorola 68000," *IEEE Computers*, Vol. 12, no. 2, pp 43–52, February 1970.

Tanenbaum, A. S., Structured Computer Organization, Prentice-Hall, 1984.

Teledyne, Teledyne Semiconductor Catalog, 1977.

Texas Instruments, The TTL Data Book, Vol. 1, 1984.

Texas Instruments, The TTL Data Book for Design Engineers, 2nd ed., 1976.

Tocci, R. J. and Laskowski, L. P., Microprocessors and Microcomputers: Hardware and Software, Prentice-Hall, 1979.

Triebel, W., The 80386 DX Microprocessor, Prentice Hali, 1992.

Twaddel, "32-Bit Extension to the 68000 Family Addresses / GB<sub>J</sub>tes, Runs at 3 MIPS," EDN, pp 75–77, July 12, 1984.

Wakerly, J. F., Microcomputer Architecture and Programming, John Wiley & Sons, 1981.

Zilog, Z8000 Advance Specification, Zilog, Inc., 1978.

Zoch, B., "68020 Dynamically Adjusts Its Data Transfers to Match Peripheral Ports," *Electronic Design*, pp 219–225, January 10, 1985.

Zorpette, G., "Microprocessors — The Beauty of 32-Bits," *IEEE Spectrum*, Vol. 22, no. 9, pp 65–71, September 1985.

and the state of t

The following material was reprinted by permission of the sources indicated below:

Motorola Corporation, Inc.: Chapter 1: Figures 1.10, 1.11, 1.12; Chapter 5: Figures 5.1 to 5.5, 5.7, 5.10 to 5.12, 5.14, 5.15, 5.17, 5.21 to 5.24, Tables 5.1, 5.2, 5.14 to 5.16, table on page 332; Chapter 6: Examples 6.1 and 6.8, all figures, tables, and graphics; Chapter 7: Figures 7.1 to 7.29, Tables 7.1 to 7.7; Chapter 8: Figures 8.5 to 8.18, Tables 8.7 to 8.18; Chapter 9: Figures 9.7, 9.8; Appendix B: data sheets; Appendix D: 68000 Instructions.

Intel Corporation: Chapter 2: Figures 2.3, 2.4; 2.6 to 2.8, 2.10 to 2.15, 2.17, 2.23 to 2.25, Tables 2.9, 2.12, 2.13; Chapter 3: Figures 3.1 to 3.3, 3.5 to 3.13, 3.24, 3.26a and b, Table 3.2, structure on page 165; Chapter 4: Figures 4.1, 4.2, 4.6 to 4.28, Tables 4.1 to 4.3, 4.5 to 4.11, table on page 244; Chapter 7: Figure 7.30; Chapter 8: Figures 8.1 to 8.4, Tables 8.1 to 8.3; Chapter 9: Figures 9.15, 9.16; Appendix C: figures and data sheets; Appendix E: 8086 Instructions.

All mnemonics in Tables 2.1 and 3.1 are courtesy of Intel Corporation.

The 80386 microprocessor referred to in text as the i386<sup>™</sup>, the 80486 as the i486<sup>™</sup> and the Pentium as the Pentium<sup>™</sup>, trademarks of Intel Corporation.

Rafiquzzaman, M., Microcomputer Theory and Applications with the Intel SDK-85, John Wiley & Sons, Inc., New York, New York, 1987, reprinted by permission of John Wiley & Sons, Inc.: Chapter 2: Tables 2.1 to 2.8, Section 2.6; Chapter 5: Tables 5.6 to 5.13, Examples 5.1 to 5.5.

Rafiquzzaman, M., Microcomputer Theory and Applications with the Intel SDK-85, John Wiley & Sons, Inc., New York, New York, 1987, reprinted by permission of Prentice Hall, Inc., Englewood Cliffs, New Jersey: Chapter 2: Figures 2.18 to 2.20, 2.24, 2.25, 2.29a and b, 2.30, figure on page 92, Sections 2.5 and 2.9.2, pages 53 to 56, 77 to 89, 93 to 99; Chapter 5: Figures 5.6, 5.7, 5.11, 5.14, 5.24, 5.31, 5.32, Tables 5.2, 5.4, 5.5, text on pages 280 to 303, 305 to 307, 309 to 312, 314 to 319, 323, 328, 334 to 335, 341 to 346.

Rafiquzzaman, M., Microprocessors and Microcomputer Development Systems, copyright John Wiley & Sons, Inc., New York, New York, ©1984, reprinted by permission of John Wiley & Sons, Inc.: Chapter 9: Figures 9.1, 9.2, 9.8 to 9.13, Section 9.1.2; Chapter 10: Problems 10.2 to 10.13; Appendix A; Appendix C (excluding figures and data sheets).

Morse, S. amd Albert, D., *The 80286 Architecture*, John Wiley & Sons, Inc., New York, New York, ©1986, reprinted by permission of John Wiley & Sons, Inc.: Chapter 4: Figures 4.3 and 4.4.

Practical Microprocessors — Hardware, Software and Troubleshooting, Hewlett Packard, Palo Alto, California: Chapter 2: Figure 2.1.

Burns, D. and Jones, D., Within the 68020, *Electronics and Wireless World*, Surrey, United Kingdom, ©1987: Chapter 7: Figures 7.3, 7.27, Example 7.1.

Gay, C., MC68000 Family Memory Management, *Electronic Engineering*, 58(714), June 1986, reprinted by permission of Electronic Engineering, London, United Kingdom, ©1986: Chapter 6: Figure 6.28.

## Index

A	descriptor tables, 21
	Intel 80286, 196
Absolute addressing mode, 37, 283	Intel 80386, 206, 234, 251
Absolute offset mode, 520	Motorola MC68030, 462, 481-488
Access right byte, 201	Motorola MC88100, 546
Accumulator, 7, 53-55	substitution and offset techniques, 19-20
Add, See Arithmetic instructions	Address Translation Cache (ATC), 420, 462,
Address bus, 6–7	481-488, 499-501
Addressing modes, 36-37, See also specific	Address Unit (AU), 192, 193
modes	ALE, See Address Latch Enable
Alpha 21064, 581	Aligned data transfer, 575
Intel 8085, 55-56	Alignment checking, 504
Intel 8086, 117-123, 161, 163-165	Alpha 21064, 581-582
I/O port access, 122	Alpha 21164, 3, 47, 582-583
Intel 80286, 194	Analog-to-digital (A/D) converters, 1, 27
Intel 80386, 211–212	AND, See Logical instructions
Intel 80960, 520-521	Arithmetic control bit, 519
Motorola MC68000, 280-285	Arithmetic instructions, 38
Motorola MC68020, 361, 364-371	flags, 8
Motorola MC68030, 464	Intel 8085, 66
Motorola MC88100, 545, 551	Intel 8086, 135-137
Pentium, 508	Intel 80186, 190
PowerPC 601, 575-577, 581	Intel 80386, 214, 221
Address initialization, 134	Intel 80387, 269-270
Address Latch Enable (ALE)	Intel 80960, 525-531
Intel 8085, 77, 79, 81, 695	Motorola MC68000, 294-298
Intel 8086, 161	Motorola MC88100, 556-557
interrupts, 175-176	PowerPC 601, 577
Intel 80386, 255	RISC system memory and, 575
Intel 80960, 541, 542	Arithmetic logic units (ALUs), 7, 10, 53
Address register indirect mode, See Register	ASCII numbers, 3, 4
indirect mode	BCD conversion, 383-385
Address status (AS), 541	Assembler, 34, 35, 43-44
Address strobe, 345, 347-348	directives, 41-43, 140-154
Address translation, 19, 476-479	HP 64000 system, 660-664

Intel 80960, 529-530

Motorola MC68020, 380-382 Intel 80386, 234 Assembly language programming, 35-36, See Motorola MC88100, 558-560 Bit manipulation instructions also specific microprocessor instruc-Intel 80386, 215, 221-223 tion sets Motorola MC68000, 300-301 assembler directives, 41-43, 140-154 Intel 8085, 73-75, 91-93, 98-103 execution times, 718 Bit mapping, 607 Intel 8086, 144-154, 170-173, 177-180 keyboard interface, 592-594 Bit ordering, PowerPC 601, 572 BLAST / FAIL, 541 Intel 80386, 230-233, 261-264 Block Address Translation (BAT), 571 Intel 80387, 271 Block address translation cache (BATC), 546 Intel 80960, 521, 537-539 Motorola MC68000, 309-314, 349-351, Block-transfer DMA, 31 Boolean operations, See Logical instructions 634-636, 643-646 BOUND, 191-192, 227, 229 Motorola MC68020, 388-390, 418-420 Boundary checking, 306-307 Motorola MC68040, 497 Branching instructions, 38 Motorola MC88100, 564 printer interfacing, 601 Alpha 21064, 581-582 delayed branching, 545 Associative memory, 23 ASSUME directive, 141 Intel 8085, 68 Intel 8086, 139-140 Asynchronous bus control, 315-318 Intel 80960, 533-534 Asynchronous exceptions, PowerPC 601 Motorola MC68000, 301-303, 545, 560-562 model, 579 execution times, 718 Asynchronous operation Motorola MC68020, 436-440 PowerPC 601, 579, 581-582 Branch processing unit (BPU), 568, 570 Motorola MC68030, 471-476 Branch Target Buffer (BTB), 508 Atomic instructions, 531 Breakpoints, 44, 175, 238, 346, 390-394, 442 Autovectoring, 342, 344, 444, 445 BSWAP, 504-505 Auxiliary carry flag, 55 Buffer double buffering, 329 B programmed I/O, 25 printer controller, 602 Barrel shifter, 7, 10, 360, 508 Burst mode, 473, 596 Based mode, 118-120, 211 Based index mode, 121, 211 Burst READ and WRITE, 542 Based index mode with displacement, 212 Bus Based scaled index mode, 211 backoff, 503 Based scaled index mode with displacement, Intel 80960, 540-541 Motorola MC68000 control, 315-318 212 Bus Controller, 700 Base register, 115, 116 BCD, See Binary-coded decimal Bus cycle Intel 8086, 160-161 BERR (Bus Error), 317-319, 342-343, 346 Intel 80386, 244-246 Bidirectional buffer, 25 Bus Error (BERR), 317, 318, 405-406, 421, Big-endian, 572 431, 437-438, 476 Binary-coded decimal (BCD), 3-4 floating-point form, 5, 6 Bus Grant Acknowledge line, 344-345 Intel 80960 arithmetic operations, 530 Bus Interface Unit (BIU), 113-114, 205, 410, Motorola MC68000 instructions, 301 Bus Request line, 344 packed/unpacked, 383-385, 412 Binary real form, 6 Bus snooper, 500, 571 Bit field instructions Bus Unit (BU), 192-193

Byte ordering, PowerPC 601, 572

Byte-set-on condition instructions, 223	Compare instructions
	Intel 8085, 67
C	Intel 80386, 226
	Intel 80387 coprocessor, 270
Cache burst request, 473	Intel 80960, 531–534
Cache control register, 473	Motorola MC68000, 296
Cache disable, 403, 430, 509	Motorola MC68020 (CAS), 395-400
Cache hit, 22, 403	Motorola MC88100, 560
entry examples, 469, 471	Compiler, 34-36, 669
Cache inhibit out, 474	Computer-aided design (CAD), 511
Cache memory, 3, 22-24	Computer numerical control (CNC), 511
Alpha 21064, 582	Conditional branch instructions, 38
flush instructions, 466	flags, 7
Intel 80386-based system, 257	Intel 8086, 139-140
Intel 80486, 503	Intel 80386, 223-224
Motorola MC68020, 362, 402-404	Motorola MC68000 execution times, 718
Motorola MC68030, 462, 466-470	Motorola MC68881, 415
Motorola MC68040, 500	Motorola MC88100, 561
Motorola MC68851 PMMU, 420	PowerPC 601, 579
Pentium, 508	Conditional I/O, 27
PowerPC 601, 571, 582	Condition code
Cache miss, 22, 403, 470	Intel 80386, 218
Cache registers, 362, 403	Motorola MC68000, 290
Call instructions	register (CCR), 362
Intel 8085, 68-70	Condition register (CR), 574, 579
Intel 80960, 517, 535	Control bus, 6-7
Motorola MC68000, 303	Control register, 259
CALL module (CALLM) instruction, 394-395	Intel 80386 paging mechanism, 250
Carry flag, 8, 55	Motorola MC68020, 373
CAS/CAS2 instructions, 395-400	Motorola MC88100, 546-547
Cathode ray tube (CRT) terminal, 38, 605-608	Pentium, 509
CD-ROM, 11	Control unit, 10, 206
CHK/CHK2, 375-379	Control word register, 268
Clock features and requirements, See also	Coprocessor(s), 5-6, 32-34, 610-611, See
Timing and timing diagrams	also specific types and models of
Intel 8086, 111, 158-159	coprocessors
Intel 80186, 187, 188	Intel 80286 interface, 193-198
Intel 80386, 206, 239	Intel 80386 interface, 206
Intel 80387 numeric coprocessor, 265	Intel 80387, 33
Intel 18284, 699	Motorola data sheets, 685-694
Motorola MC68000, 314, 316	Motorola MC68020 interface, 406-422
Motorola MC68020, 432, 434	instructions, 400-402
Motorola MC68230 parallel interface/	Motorola MC68881/MC68882, 33, 359,
timer, 329–333, 685	361–362, 400, 408–419
PowerPc real-time clock (RTC), 568–569	Coprocessor Interface Register (CIR), 406–407
CMP/CMP2, 377–378	Counter register, 115
CMPXCHG, 505	Counting semaphore, 396
CMPXCHG8B, 509	CPU space cycle, 364, 424
Code prefetch unit, 205	Cross assembler, 43
Command register, 25	CRT, 38, 605–608, 635
Compaq, 204	Current Access Level (CAL), 421
TO SUPPLY AND THE PROPERTY OF	

Cursor, 608	DEFB, 42
Cycle stealing, 31–32	DEFW, 442
Cycle steamig, 31–32	Delay circuit, 338
	Delayed branching, 545
D	DELAY subroutines, 75
Daisy-chain interrupts, 31	Delimiters, 40
Data Acknowledge (DTACK), 317–319, 325–	Demand paged memory, 499, 571
329, 335, 338, 342, 346	Denormals, 5
Data buffer enable, 474	Descriptor tables, 21, 196
Data bus, 6–7, 161	Destination function code (DFC), 361
Data cache	Destination function code register, 373
Motorola MC68030, 462, 466-470	Development systems, 1, 38-41, 653-681, See
Motorola MC68040, 500	also Hewlett-Packard (HP) 64000
PowerPC 601, 571	MC68000 design exercise, 631-632
Data-chain registers, 586	soft keys, 40, 654-655
Data-direction register, 25	assembler, 660–661
Data register, 115	emulator, 665-668
Motorola MC68000, 279	system monitor, 657-658
Data transfer, See Direct memory access;	system software, 34
Input/output; Memory; Register(s);	Digital Equipment Corporation Alpha 21064,
specific types	581-582
Data transfer instructions, 38, See also	Digital Equipment Corporation Alpha 21164,
specific instructions	3, 47, 582-583
Intel 8086, 123	Digital signal processing, 511, 570
Intel 80186, 190	Digital-to-analog (D/A) converters, 1
Intel 80386, 213-214, 224-225	Digital voltmeter design, 615-621
Intel 80387 coprocessor, 269	Direct mapping, 22-23, 257
Intel 80960, 522-524	Direct memory access (DMA), 31-32, 594
Motorola MC68000, 291-294	graphic controller, 610
Motorola MC68881 floating-point	Intel 8085, 56, 79, 97–98
coprocessor, 412-413	Intel 8086, 181
Data types, 3-6	Intel 80186, 188
Intel 8087 numeric coprocessor, 610	Motorola MC68000, 323, 344-345
Intel 80286, 194	Motorola MC68851 PMMU, 421
Intel 80386, 208	printer controller, 604
Intel 80960, 520, 524	Direct memory access (DMA) controller, 31-
Motorola MC68020, 362-363	32, 206, 329, 594–599
Motorola MC68030, 463-464	Direct mode, 118, 211
Motorola MC68040, 492, 495-496	Disk memory, 11
Motorola MC68881 coprocessor, 410-412	Display interface, 588-590
Motorola MC88100, 547-548, 551	CRT, 605-608
Data unit, Intel 80386, 206	Intel 8279, 710-711
Debouncing, 587	Display processor (DP), 609
Debugging, 34, 43–44	Display scroller, 621-627
breakpoints, 44, 175, 238, 346, 390-394,	Division
442	Pentium flaw, 506-507
Intel 80386 capability, 238	by zero, 174, 345, 386, 492, 556
Intel 80960 features, 535	DMA, See Direct memory access
Motorola MC68000 features, 346	Dot matrix printers, 599
Pentium features, 509	Double buffering, 329
Decimal arithmetic, 530-531, See also	Double-precision data type, 6, 411, 527

Dual pipelining, 507-508

Binary-coded decimal

DUP directive, 142–143	Intel 80387 numeric coprocessor, 268
Dyadic instructions, 414-415, 554	Motorola MC68000, 345-347, 721
Dynamic bus sizing, 244, 252, 424-428, 503	execution times, 721
Dynamic RAM (DRAM), 12-13	map, 343-344
Intel 8086 interface, 164	Motorola MC68020, 406, 441-446
Intel 80386 interface, 257	Motorola MC88100, 566-567
Intel 80960 interface, 543	Pentium, 510
Dynamic relocation, 195	PowerPC 601, 579-580
en de regen par en en sentre de la constant de la c	TRAPcc instructions, 379-380
_	Exception stack frame, 444
E	Exception time registers, 546
EAROM, 12	Exchange instructions, 292, 554–555
EBCDIC, 134, 383	Exclusive-OR, See Logical instructions
	Execution unit (EU), 113–115, 192, 193, 206
Editor, 34, 40	Extended-precision data type, 6, 410, 412, 492
EEPROM, 12, 13	External cycle start (ECS) pin, 429
Effective address (EA), 293, 575	Company of the Compan
calculation timing, 713	External fragmentation, 21
EFLAGS, 209	External interrupts, 30
Electrically alterable ROM (EAROM), 1, 12	
Electrically erasable PROM (EEPROM), 12, 13	F
Embedded control, 49, 192, 515	F. d d
Emulate Coprocessor bit, 267	Fault-tolerant systems, 47
Emulation	Fields, 40
in-circuit, 38, 39, 44	Finite element analysis, 511
Motorola MC68000, 631–632	First-in first-out (FIFO), 20
out-of-circuit, 43	Flag, 7–8
soft key definitions, 665-668	control instructions, 225
ENDS directive, 141	Intel 8085 registers, 55
ENTER, 190–191, 227–229	Intel 8086, 116
EPROM, See Erasable programmable read-	Intel 80386, 217
only memory	register, 209-210
EPROM tunnel oxide, 13	Flash memory, 13
EQU, 41–42	Flight simulators, 49
Erasable programmable read-only memory	Floating-point control register, 416
(EPROM), 12	Floating-point coprocessors, 5-6, 610-611
development system programmer, 39	Intel 80286 interface, 194
Intel 2716, 701	Intel 80386 interface, 206
Intel 2732, 702	Intel 80387, 33
Intel 8085 interface, 79, 85-88	Motorola MC68881/MC68882, 33, 359,
design exercises, 615-621	361-362, 400, 408-419
Intel 8086 interface, 163-164	Floating-point instructions and operations,
Intel 8755A, 705-706	3-6, 410-411
Intel 80386 interface, 255	Intel 80387 coprocessor, 269-271
Intel 80960 interface, 543	Intel 80486, 503, 504
Motorola MC68000 interface, 326-328, 335	Intel 80960, 527-529
Motorola MC68020 interface, 446, 450, 453	literals, 520
ETOX II, 13	Motorola MC88100, 557-558, 560-561
Exception processing, See also Interrupt(s)	PowerPC 601, 578
instruction continuation, 406	Floating-point move instruction, 523
Intel 80286, 204	Floating-point on-chip hardware
Intel 80386, 235-237, 247	Intel 80960, 517

Motorola MC68040, 492–493, 498
Motorola MC88100 system, 545, 547–548
Pentium, 508, 510
PowerPC 601, 568, 570, 573
Floating-point registers, 573
Floating-Point software package (FPSP), 495
Floppy disk, 11
Fragmented memory, 21
Function code pins, 323, 364, 420

# G

General-purpose register, 7
Intel 8086, 115
Motorola MC68000, 278
Motorola MC88100, 547, 548
PowerPC 601, 573
General registers, Intel 80386, 208–209
Global Descriptor Table (GDT), 196–197, 248
Graphics controller, 607–610
Graphics processor (GP), 609

# H

HALT, 318-322, 430-431 Handshake interrupt, 30, 93 Handshake ports, 26 Handshaking, 27, 324, 329 Hard disk memory, 11, 13 Hardware debugging, 43-44 Hardware interrupts, See Interrupt(s) Hardware reset, See Reset Harvard architecture, 499 Hewlett-Packard (HP) 64000, 653-681 assembler, 660-664 development station, 654-655 editor commands, 659-660 EPROM programming, 630, 632 examples, 670-681 linker commands, 664-665 MC68000 design exercise, 631-632 passwords and security, 668-669 soft keys, 654-655 assembler, 660-661 emulator, 665-668 system monitor, 657-658 special function keys, 656 High-density MOS (HMOS), 2 High-level language programming, 35-36 Intel 80386 instructions, 215-216, 227-229 HMOS, 2

HOLD acknowledge, 31, 155 "HOST" PASCAL, 669

# T

I/O, See Input/output IBM 360/85, 22 IBM Personal Computer, 112 IBM PP601, 567 Identification code, 39 Immediate mode, 37, 117, 211, 284 Impact printers, 599 Implied addressing mode, 123, 284 In-circuit emulator (ICE), 38, 39, 44 Indexed addressing mode, 120-121, 211 Index register, 7, 9 Index with displacement mode, 521 Infinity, 6, 410 Inherent addressing mode, 37 INHIBIT line, 31-32 Input/output (I/O), 24-34, 71, See also Interrupt(s); Memory; Pins and signals; specific coprocessors, microprocessors, peripherals conditional and unconditional, 37 DMA, See Direct memory access Intel 8085, 53, 77 Intel 8086, 26, 122 Intel 8255 peripheral interface, 709 Intel 80386, 235, 257-261 Intel 80960, 544 interrupt driven, 29-31 Motorola MC68000, 329-335 Motorola MC88100, 566 output circuit, 27-29 Pentium, 510 ports, 24-26 PowerPC 601, 580-581 Input/output instructions, 38 Intel 8086, 134 Intel 80386 string, 226-227 Input/Output Privilege Level (IOPL), 200, 202, 210 Instruction(s), 36-38, See also specific instruction types, specific microprocessor instruction sets Instruction cache, 3 Intel 80960, 516 Motorola MC68020, 362, 402-404 Motorola MC68030, 462, 466-470

Motorola MC68040, 500

PowerPC 601, 571	logical/Boolean, 66-67
Instruction continuation, 406	MOVE, 57, 60–61, 64
Instruction cycle, 36	rotate, 68
Instruction decoding, 2–3, 205	stack manipulation, 70–71
Instruction pointer (IP), 114, 519	summary tables, 58–63
Instruction register (IR), 7	symbols, 63
Instruction Translation Lookaside Buffer	
	timing and execution, 81–85
(ITLB), 571	Intel 8086, 46, 47, 111–181, 698
Instruction Unit (IU), 192, 193, 570	address and data bus, 161-163
Integer, 208, See also Data types	addressing modes, 117–123
Intel 80960 conversion features, 524	architecture, 113–117
Motorola MC68881 floating-point	assembler directives, 140-154
operations, 410–411	assembly programming examples, 144-154
Motorola MC88100 register data format,	170–173, 177–180
547-548	bus cycle, 160-161
Integer exception register (XER), 574	display scroller design problem, 621-627
Integer Unit (IU), 498, 500, 545, 547, 568,	DMA, 181
570	I/O, 26, 164–165
Intel, 2	keyboard interface, 134, 590-594
data sheets, 695-711	memory interface, 163-165
Pentium flaw and, 506-507	port access, 122
Intel ASM-86, 140	interrupt system, 173-177
Intel 432, 2	microcomputer configuration, 165-170
Intel 2716 EPROM, 701	Pentium Virtual 8086 mode, 506
Intel 2732 EPROM, 702	pins and signals, 112-113, 155-159
Intel 4004, 2	timing system, 158-159
Intel 8008, 2	virtual 8086 mode, 251, 503
Intel 8080, 46	Intel 8086 instruction set, 10, 123-140, 723-
Intel 8085, 2, 46, 53-105	740
design exercises, 615-621	address initialization, 134
DMA, 79	arithmetic, 135-137
I/O, 84-85	branch and loop, 139-140
8155/8156 port, 85, 88-90	data transfer, 123
8355/8755 port, 85, 86-88	interrupt, 140
DMA, 79, 97–98	I/O, 134
examples, 90-93, 98-103	logical, shift and rotate, 137
interrupt, 93-97	processor control, 140
SID and SOD lines, 98	string, 137–138
memory addressing, 55-56	summary table, 124–133
pins and signals, 77–81, 695–697	Intel 8087, 610–611
register architecture, 53–55	Intel 8088, 10, 46, 47, 112
Reset features, 80–81	Intel 8096 microcontroller, 1
system design, 80–85	Intel 8155/8156, 85, 88–90, 707–708
timing methods, 75–77	Intel 8202 RAM controller, 164
Intel 8085 instruction set, 57–75	Intel 8251, 605
arithmetic, 66	
CALL/RST, 68–70	Intel 8255, 709
examples, 73–75	Intel 82C55A, 259–261
I/O, 71	Intel 8257, 604
	Intel 8259A, 206
interrupts, 72–73	Intel 8275 CRT controller, 607–608
LOAD and STORE, 65	Intel 8279, 590, 710-711

reset and initialization, 237 Intel 8284, 111 Intel 8288 Bus Controller, 700 segment descriptors, 249 Intel 8295 printer controller, 601-605 self-test and debugging features, 238 status flags, 217 Intel 8355/8755, 85-88, 703-704 Intel 8751 microcontroller, 1 timing system, 239 Intel 80386 instruction set, 213-234 Intel 8755A EPROM, 705-706 arithmetic, 214, 221 Intel 80186, 46, 113, 187-192 DMA, 188 bit manipulation, 215, 221-223 conditional jumps and loops, 223-224 functional block diagram, 188 data transfer, 213-214, 224-225 instruction set, 189-192 interrupt system, 188-189 high-level language, 215-216, 227-229 logical, 214, 225-226 timing system, 187, 188 Intel 80286, 46, 47, 113, 192-195 program control, 215 coprocessor interface, 193-194 string, 214, 226-227 data types and addressing modes, 194 summary table, 213-216, 218-221 exceptions, 204 Intel 80486, 2, 46, 48, 501-505 instruction set, 194-195 cache memory, 22 instructions, 504-505 memory management, 195-198, 203-204 multitasking capability, 192, 202 Pentium comparison, 506 protection features, 198-203 Intel 80960, 2, 47, 516-544 segment descriptors, 249 assembler, 536 assembly language programming examples, timing system, 193 Intel 80287/80387 floating-point coprocessor, 537-539 data types, 520 5, 33, 194, 206, 611 instructions, 269-271 floating point unit, 517 microcomputer configuration, 543-544 registers, 267-269 Intel 80386, 2, 46, 48, 204-271, 501-502 performance features, 516-517 addressing modes, 211-212 pins and signals, 539-541 registers, 517-519 assembler, 234 assembly language program examples, 230-Intel 80960 instruction set, 518, 521-536 233, 261-264 arithmetic, 525-531 barrel shifter, 10 comparison and control, 531-536 bus cycles, 244-246 data movement and conversion, 522-524 synchronous load and move, 524-525 condition codes, 218 data types, 208 Intel 82258 ADMA controller, 206 interrupts and exceptions, 235-237, 247 Intel 82384, 206 Intel 82786 graphics controller, 607-610 I/O, 235, 257-261 coprocessor interface, 206, 264-271 Intel I8284 clock generator/driver, 699 Programmable Peripheral Interface, 259-Intel iMCOO4FLKA, 13 261 Intelligent monitor interface, 33 memory, 208, 234 Intel Pentium, See Pentium Intel SDK-86, 34 interface, 253-257 management, 247-251 Intel style, 42 multitasking capabilities, 205 Inter-agent communication, 525 pins and signals, 239-243 Interleaved DMA, 32 processing modes, 206 Internal fragmentation, 21 programming model, 206-207 Internal interrupts (traps), 30 protected mode, 247-251 Interpreter, 34 protection features, 249-250 Interrupt(s), 24, 29-31, See also Exception real mode, 246-247 processing registers, 208-210 automatic vectoring, 342, 344, 444, 445

instructions, 140	Linear decoding, 14-15
Intel 8085, 72-73, 93-97	Linker commands, HP 64000, 653
Intel 8086, 173-177	Link instructions, 293-294, 304-305
Intel 8087, 611	Literals, 520
Intel 80186, 188-189	Little-endian, 572
Intel 80386, 235-237, 243	Load instructions
Intel 80960, 517, 541	Alpha 21064, 581
Motorola MC68000, 280, 323, 341-344	Intel 8085, 65
design exercise, 637-643	Intel 80386, 225
Pentium, 510	Intel 80387 coprocessor, 270-271
PowerPC 601, 579	Intel 80960, 516, 522, 525
saving registers, 30-31	Motorola MC68030, 465
service routine, 24, 29, 236	Motorola MC88100, 554-555
types of, 30	PowerPC 601, 576, 579, 581
Interrupt acknowledge (INTA), 31	Local Descriptor Table (LDT), 196-197, 248
Interrupt address vector, 30, 344	Locality of reference, 22
Interrupt controller, Intel 8259A, 206	Logical addresses, 19
Interrupt descriptor table, 248	Logical instructions, 38
Interrupt enable, 95, 175	Intel 8085, 66–67
Interrupt pending, 96, 430	Intel 8086, 137
Intra-agent communication, 516	Intel 80186, 190
INVD, 505	Intel 80386, 214, 225-226
IOPL, 200, 202, 210	Intel 80960, 529
IP with displacement mode, 521	Motorola MC68000, 298
	Motorola MC88100, 558
T	Logical I/O, 25
J	Logic analyzers, 44
Jump INSTRUCTIONS	Loop instructions, 140, 224
Intel 8085, 56	Lower Data Strobe (LDS), 317-318, 325-328
Intel 8086, 139-140	LRC7040 printer, 599-601
Intel 80386, 223-224	2
Motorola MC68000, 301-303	M
execution times, 719	111
Motorola MC88100, 562	Machine state register (MSR), 574, 579
	Macintosh computers, 501
K	Macroassembler, 43
K	Magnetic storage media, 11
Keyboard interface, 587-590	Mask bits, 95
display scroller design exercise, 621-627	Mask programmable ROMs, 11
Intel 8086, 134, 590-594	Master/slave architecture, 39
Intel 8279, 710-711	Memory, 10-24, See also Random access
key actuation and debounce, 587	memory; Read only memory
	array design, 13-17
T	full/partial decoding, 15
L	linear decoding, 14-15
Last-in first-out (LIFO), 8	memory decoding using PAL, 15-17
LEA, 293	associative, 23
Least recently used (LRU), 20	cache, See Cache memory
Leave instruction, 191, 227-228	DMA, See Direct memory access
Light pen, 607-608	fragmentation, 21
Limit checking, 201	Intel 8086, 111-112, 117-122, 163-165

Intel 80286, 193 Intel 80386, 208, 234, 253-257 Intel 80960 interface, 543 Motorola MC68000 interface, 326-328 PowerPC 601, 580 primary and secondary, 11 processor, 10-11 RISC instructions and, 575 virtual, 405-406 Memory indirect mode, 368-370, See also Register indirect mode Memory management Intel 80286, 203-204 Intel 80386, 247-251 Pentium, 509 Memory management unit (MMU), 17-21, 476-480 Intel 80286, 193-194 microcomputer development system, 39 Motorola MC68030, 462, 464-465, 480-491 Motorola MC68040, 499-501 Motorola MC68851 Paged MMU, 359, 361, 390, 400, 420-422 Motorola MC88100, 545-546 PowerPC 601, 570-571 Memory-mapped I/O, 26, 566, See also Input/output Memory paging, 19-21, 247, 250-251, 476, 499, 509 Memory segmentation, 19-21, 111, 208, 248-249 Metaassembler, 43 Metal oxide semiconductor (MOS) technology, 1 Microcode, RISC microprocessors and, 515 Microcomputer configuration, See System design Microcomputer development systems, See Development systems Microcontrollers, 1 Microprocessors, 1, 7-10, 46-47, See also specific processors evolution of, 2-3 practical applications, 47, 49 Misaligned data transfer, 253, 575 Mnemonics, 35 Modular programming, 394 Monadic instructions, 413-414 Monitors, 34 MOS Technology 6502, 2 Motorola CPU32, 46, 48

Motorola data sheets, 683-694 Motorola HC11/HC16 microcontroller, 1, 49 Motorola MC3456 timer, 432, 434 Motorola MC6800/MC6809, 46 Motorola MC6821 Peripheral Interface Adapter, 333-335, 686-691 Motorola MC68000, 46, 48, 277-348, 359-360, 683-684 addressing structure, 280-285 assembly language programming examples, 309-314, 349-351, 634-636, 643-646 clock input, 314, 316 data types, 362-363 debugging features, 346 design exercise, 628-648 DMA, 323 controller interface, 596-599 exception handling, 345-347 exception map, 343-344 interrupts, 323, 341-344 memory interface, 326-328 microcomputer configuration, 335-340 multiprocessing, 347-348 parallel interface/timer interface, 329-333 peripheral interface adapter, 333-335 pins and signals, 314-323 programming model, 683 register architecture, 279-280 stacks, 307-309 status lines, 323 synchronous/asynchronous control lines, 315-318 system control, 318-322 system design, 324 timing diagrams, 324-325 Motorola MC68000 instruction set, 285-307 arithmetic, 294-298 BCD, 301 bit manipulation, 300-301 condition codes, 290 data movement, 291-294 execution times, 713-721 logical, 298 program control, 301-305 shift and rotate, 298-300 summary table, 286-290 system control, 305-307 test and set, 298-299 Motorola MC68008, 46, 277 Motorola MC68010, 46, 48, 277 Motorola MC68012, 46, 277

Motorola MC68020, 2, 48, 359-453 Motorola MC68040, 2, 48, 491-501 addressing modes, 361, 364-371 assembly language program examples, 497 assembly language programming, 388-390, block diagram, 498 418-420 cache, 500 barrel shifter, 10 commercial applications, 501 cache memory, 22 'data types, 492, 495-496 coprocessor interface, 400-402, 405-422 instruction set, 493-496 conditional instructions, 415 memory management, 499-500 data movement instructions, 412-413 on-chip FPU, 492-493, 498 dyadic instructions, 414-415 programming model, 491-492 MMU, 390, 400, 420-422 Motorola MC68230 parallel interface/timer, monadic instructions, 413-414 329-333, 685 pins and signals, 417-418 Motorola MC68440 DMA controller, 596-599 programming model, 409 Motorola MC68450 DMA controller, 329 exception processing, 406, 441-446 Motorola MC68851 Paged Memory Managefloating-point operations, 361-362 ment Unit, 359, 361, 390, 400, 420interrupts, 444-446 422, 485 MC3456 timer, 432, 434 Motorola MC68881/MC68882 floating-point MC68000 comparison, 359-360 coprocessor, 5-6, 33, 359, 361-362, on-chip cache, 402-404 400, 408-419 pins and signals, 422-436 assembly language programming, 418-420 dynamic bus sizing and multiplexing, data movement instructions, 412-413 424-428 dyadic instructions, 414-415 hardware signal index, 423-424 monadic instructions, 413-414 RESET and HALT, 430-434 pins and signals, 417-418 pipelining, 404-405 programming model, 409 system design, 446-453 Motorola MC88100, 2, 47, 544-567 virtual memory, 405-406 addressing modes, 551 Motorola MC68020 instruction set, 372 assembly language programming examples, BCD PACK/UNPK, 383-385 564 bit field, 380-382 data types, 547-548, 551 breakpoints, 390-394 exception processing, 566-567 call module, 394-395 MMU interface, 545-546 check and compare (CHK,CMP), 375-379 pins and signals, 565-566 compare and swap (CAS), 395-400 registers, 546-550 coprocessor, 400-402 Motorola MC88100 instruction set, 551, 553-MC68000 enhanced instructions, 388-390 multiplication and division, 385-388 arithmetic, 556-557 privileged MOVE, 373-374 bit field, 558-560 return and delocate (RTD), 375 compare and branching, 560-562 TRAP, 379-380 load, store, and exchange, 554-555 Motorola MC68030, 2, 48, 461-491 logical, 558 addressing modes, 464 summary table, 553 block diagram, 461-462 Motorola MC88200, 545-546 cache, 462, 466-470 Motorola MCM6116, 692-694 data types, 463-464 Motorola MPC601, 567 instruction set, 464-466 Move instructions on-chip MMU, 480-491 Intel 8085, 57, 60-61, 64 pins and signals, 470-471, 473, 475 Intel 80386, 224 programming model, 462-463 Intel 80960, 522, 525 read and write timing diagrams, 471-476 Motorola MC68000, 291-292, 714

Motorola MC68020, 373–374
Motorola MC68030, 464
Multiplexing
display interfacing, 589
MC68020 dynamic bus sizing, 424–428
Multiplication and division, MC68020
instructions, 385–388
Multitasking
Intel 80286, 192, 202
Intel 80386, 205
MC68020 instructions, 395–400
Mutual exclusion, 297

# N

National Semiconductor IMP-16, 2
Nested Task (NT) bit, 210
Networked development systems, 38
N-key rollover, 588
NMOS, 2
NOT, See Logical instructions
Not a number (NaN) representation, 5, 410, 492
N-type MOS (NMOS), 2

### 0

One-pass assembler, 43
Op-code field, 36, 41\_\_\_\_
Operand cycle start (OCS) pin, 430
Operating system, 11, 34
Intel 80286 support, 192, 195
for microcomputer development system, 40
Operating system mode, 277
Optical disk memory, 11
OR, See Logical instructions
Ordinal, 208, 520
ORG, 41
Out-of-circuit emulator (OCE), 43

# P

Overflow (V), 8

Packed BCD, 4, 383–385, 412
PACK/UNPK instructions, 383–385
Page address translation cache (PATC), 546
Paged memory, 19–21, 234, 247, 250–251, 499, 509
Intel 80386 unit, 206
Motorola MC68030 MMU, 476

Paged Memory Management Unit, 390, 400, 420-422 Paged-segmentation, 21 PAL, 15-17, 255 Parallel I/O, 25 Parallel interface/timer, 329-333, 685 Parallel ports, 259 Parallel printers, 599 Parity bit, 4 PASCAL, 669 Passwords, 668-669 PEA, 293 Pentium, 46-48, 505-511 applications, 510-511 block diagram, 507 cache, 508 division flaw, 506-507 exceptions and I/O, 510 floating-point features, 508-510 instructions, 508-509 registers and addressing modes, 508-509 superscalar design, 507-508 Peripheral interfaces, 24, 33, 587-611, See also Coprocessor(s); Input/output; specific types of peripheral devices CRT controller, 605, 607-608 DMA controller, 594-599 graphics, 608-610 Intel 8255, 709 Intel 8279, 710-711 keyboard and display interface, 587-594 Motorola MC68000 interfaces, 329-335 printer controller, 599-605 Peripheral Interface Adapter, 333-335, 686-PFLUSH, 466 PHAR LAP, 234 Physical address, 20 Pins and signals Intel 8085, 77-81, 695-697 Intel 8086, 112-113, 155-159 Intel 80386, 239-243 Intel 80960, 539-541 Motorola MC68000, 314-323 Motorola MC68020, 422-436 Motorola MC68030, 470-471, 473, 475 Motorola MC68881, 417-418 Motorola MC88100, 565-566 PowerPC 601, 580-581 Pipelining, 3 Alpha 21064, 582 delayed branching, 545

Intel 80386, 205, 254	Intel 8085, 84–85
Intel 80486, 503	Intel 8086, 164-165
Motorola MC68020, 404-405	Motorola MC68000, 329-335
Pentium, 507-508	design exercise, 628-636
RISC microprocessors, 515, 568, 582	Programming, 35-36, See also Assembly
Pi value, 495, 536	language programming; High- level
Pixel, 607	language programming
PMOS, 2	EPROM, 39
Polled interrupts, 31	PALs, 17
POP instructions, 8–9, 56, 71-	Programming model
Power failure interrupt, 30, 175	Intel 80386, 206–207
PowerPC 601, 2, 47, 567–582	Motorola MC68000, 278-280, 683
Alpha 21064 compared with, 581–582	Motorola MC68020, 362, 363
block diagram, 569	Motorola MC68030, 462-463
cache, 571	Motorola MC68040, 491–492
	Motorola MC68881 floating-point
exception model, 579–580	coprocessor, 409
execution unit, 570	PowerPC 601, 572
instructions, 577–579	Program status word, 55
instruction unit, 570	PROM, 11, See also Erasable programmable
memory addressing, 575–577	
MMU, 570–571	read-only memory
pins and signals, 580–581	Protected mode, 206, 247–251, 503, 506
real-time clock (RTC), 568-569	Protected Virtual Address Mode (PVAM),
registers and programming model, 572-575	195–196, 198, 503
system interface, 572, 580-581	Protection features
PowerPC 620, 582	Intel 80286, 198–203
Primary memory, 11	Intel 80386, 249–250
Printer controller chip, 601-605	Pentium I/O, 510
Printer interface, 134, 599-605	Prototype design, 314
Priorities of interrupts, 31, 176-177	PTEST, 464–465
Privileged MOVE instruction, 373-374	P-type MOS (PMOS), 2
Privilege levels, 200-202, 210, 249-250, 421,	Pullup resistances, 329, 430
572	Push instructions, 8–9, 56
Process control register, 519	PUSH-PULL circuit, 27–29
Processor bus (PBUS), 545	
Processor control instructions, Intel 8086, 140	Q
Processor version register, 575	
Program control instructions	Quick immediate mode, 284
Intel 80386, 215	
Motorola MC68000, 301-305	R
Program counter (PC), 7	K
Intel 8085, 55	Radius Rocket, 501
Motorola MC68020, 362, 369-370	Random access memory (RAM), 12-13
relative addressing, 284	CRT controller, 605
Programmable array logic (PAL), 15-17	graphic controller, 609-610
Programmable Peripheral Interface (PPI),	Intel 8085, 77, 85, 88-90
259–261	Intel 8086, 164
Programmable read-only memory (PROM),	Intel 8155/8156, 707-708
11, See also Erasable programmable	Intel 80386, 255-257
read-only memory	Intel 80960, 543
Programmed I/O 24-29	Motorola MC68000, 326-328, 335

Motorola MC68020 interface, 446, 450, Register direct mode, 282 Register indirect mode, 37, 55-56, 118, 211, Motorola MCM6116, 692-694 282-283, 364-365, 368, 520-521 Raster scan, 605-606, 635 Register indirect with index mode, 576 **RDMSR**, 509 Register mode, 211 RDTSC, 509 Relative addressing mode, 123 Read mostly memory (RMM), 12 Requested Privilege Level (RPL), 196 Read only memory (ROM), 11-12, See also Erasable programmable read-only DMA controller and, 599 memory Intel 8085, 73, 80-81 Intel 8086 interface, 163-164 Intel 8086, 157 Intel 8355, 703-704 Intel 80386 systems, 237, 265 READ timing, 82 Intel 80960, 541 Read/write cycles, See also Input/output; Pins Motorola MC68000, 305, 319-322 and signals Motorola MC68020, 430, 432-434 Intel 80386, 244-246 Motorola MC88100, 567 Intel 80960, 542 Response register, 33 READY, 79 Resume Flag (RF), 210 Real data types, 524 Return and delocate (RTD) instruction, 375 Real mode, 206, 246-247, 503, 506 RISC, See Reduced Instruction Set Computer Real-time applications, 36, 195 Robotics, 49 Real-time clock (RTC), 568-569 Rockwell International PPS-4, 2 Real-time clock (RTC) register, 574 ROM, see Read only memory Real-time controllers, 49 Rotate instructions Reduced Instruction Set Computer (RISC), Intel 8085, 68 2-3, 47, 515-516 Intel 8086, 137 32-bit microprocessors, See Intel 80960; Intel 80960, 527 Motorola MC88100; PowerPC 601 Motorola MC68000, 298-300 64-bit microprocessors, 582-583 execution times, 717 Refresh circuitry, 12, 164 Register(s), 7-9, See also specific types S DMA controller chip, 32 I/O port, 24, 25 Scaled index, 211, 361, 368 Intel 8085 accumulator, 53-55 Scanbyte instruction, 530 Scoreboard register, 3 Intel 8086, 113-116 Intel 80386, 208-210 Screen editor, 40 Intel 80387 numeric coprocessor, 267-269 Secondary memory, 11 Intel 80960, 516-519 Security system, 39 Motorola MC6821 parallel interface HP 64000 passwords, 668-669 adapter, 334 Segmentation unit, Intel 80386, 206 Motorola MC68000 programming model, Segment descriptors, 249 279-280 SEGMENT directive, 141 Motorola MC68020, 360 Segmented memory, 19-21, 111, 208, 234, Motorola MC68040, 491-492 248-249 Motorola MC88100, 546-550 Segment limit checking, 201 Pentium, 508-509 Segment registers, 209, 574 PowerPC 601, 572-575 Self-test features, 238 real-time clock, 568-569 Semaphore, 297, 347, 396, 531 printer controller, 602 Sequential process control, 75 RISC processors, 3 Serial input data (SID), 79, 96, 98 saving on interrupt, 30-31 Serial output data (SOD), 79, 98

Serial printers, 599

Register addressing mode, 37, 117

Set-associative mapping, 23	Status word register, 268
Shadow registers, 198, 546	Storage medium, 11
Shift instructions	Store instructions
Intel 8086, 137	Intel 80960, 522
Intel 80186, 190	Motorola MC88100, 554-555
Intel 80386, 225-226	PowerPC 601, 576, 579
Intel 80960, 526	String addressing mode, 121-122
Motorola MC68000, 298-300	String instructions
execution times, 717	Intel 8086, 137–138
Sign extension, 292	Intel 80186, 190
Sign status flag, 55	Intel 80386, 214, 226–227
Signal(s), See Input/output; Pins and signals	Subtract, See Arithmetic instructions
Signaling NaN, 5	Sun Microsystems Ultrasparc, 582
Signed binary integer, 3	Superminicomputers, 2
Simulation applications, 511	Superscalar design, 568
Single operand instructions, 216	Supervisor-level registers, 574–575
Single-precision data type, 6, 411	Supervisor mode, 277–278, 346, 545, 548
Single-step debug facility, 44	Swap instructions
Soft keys, 40, 654–655	Intel 80486, 504–505
assembler, 660-661	Motorola MC68000, 292
emulator, 665-668	Synchronous bus control, 315–318
system monitor, 657-658	Synchronous exceptions, PowerPC 601
Software, 34-35, See also Assembly language	model, 579
programming	Synchronous load and move instructions,
debugging, 43-44	524–525
development, 44–45	
interrupts, 30, 236	Synchronous operation, Motorola MC68020, 436–439
for processor development system, 39-41	System bus, 6–7
Source function code (SFC), 361	System calls, 30
Source function code register, 373	System control instructions
Speed-power-product, 2	Intel 80960, 535–536
Stack frame, 304, 444	Motorola MC68000, 305–307
Stack manipulation	PowerPC 601, 579
Intel 8085, 70–71	The state of the s
Intel 8086, 114	System control pins, 430
Pentium, 509	System design
Stack pointer (SP), 7–9	Intel 8085, 103–105
Intel 8085, 55	design exercise, 615–621 Intel 8086, 165–170
Intel 8086, 116	
Motorola MC68000, 307–309	design exercise, 621–627
Motorola MC68020, 360	Intel 80960, 543–544
Standard I/O, 26, See also Input/output	Motorola MC68000, 324, 335-340
Static RAM (SRAM), 12	design exercise, 628–648
Intel 8086 interface, 164	Motorola MC68020, 446–453
Intel 8155/8156, 707–708	PowerPC 601, 572, 580–581
Intel 80386 interface, 255–257	System management mode, 506
Intel 80960 interface, 255–257	System software, 34-36
Motorola MC68020 interface, 453	
Motorola MC88100, 546	T
Motorola MCM6116, 692–694	Table Indicator (TI), 196
Status flags, 210, 217	Task Register (TR), 197
Status register (SR), 7, 279	Task switching, 195, 202, 205

Test and set instructions, Motorola MC68000, 298-299 Test condition codes, Intel 80960, 534-535 TEST instructions, Motorola MC68030, 464-Text editor, 34 Timer input pin, 329 Time-shared systems, 38, Timing and timing diagrams Intel 8085, 75-77, 81-85 Intel 8086, 111, 158-159 bus cycle, 160-161 Intel 80186, 187, 188 Intel 80386, 206, 239 Intel 80387 numeric coprocessor, 265 Motorola MC68000, 314, 324-325 instructions, 713-721 Motorola MC68020, 432, 434, 436-441 Motorola MC68230, parallel interface/ timer, 329-333, 685 PowerPc real-time clock (RTC), 568-569 Motorola MC68030, 471-476 TITLE, 43 Trace exception, 346 Transceivers, 255 Transistor transistor logic (TTL), 2 Translation Lookaside buffer (TLB), 505, 508 Traps, 30, See also Interrupt(s) Intel 8085, 79-80, 93 Motorola MC68000, 306, 346 Motorola MC68020, 442 TRAP on condition (TRAPcc), 379-380, 415 Triadic register instructions, 554 Two-key lockout, 587-588 Two-operand instructions, 216 Two-pass assembler, 43

### U

UART, 605
Ultrasparc, 582
Unconditional branching instructions, 38
Intel 8086, 139
Intel 80960, 533–534
Motorola MC88100, 562
PowerPC 601, 579
Unconditional I/O, 27
Unified Translation Lookaside Buffer
(UTLB), 571

Two-way set associative cache, 257

Universal asynchronous receiver transmitter
(UART), 605
Universal development systems, 38
UNIX, 506
UNLK, 293–294, 304–305
Unpacked BCD, 4, 383–385
Unsigned binary integer, 3
Upper Data Strobe (UDS), 317–318, 325–328
U-pipe, 508
USER ID, 39
User-level registers, PowerPC 601, 572–574
User mode, 277–278, 346, 545

#### V

Valid Access Level (VAL), 421 Valid bit, 24 Valid memory address (VMA), 317, 334, 342 Valid peripheral address (VPA), 317, 334 VAX-type computers, 49 Vector base register (VBR), 360, 362, 373 Virtual address, 196 Virtual 8086 mode, 206, 210, 251, 503, 506 Virtual I/O, 25 Virtual memory, 19 Motorola MC68020, 405-406 PowerPC 601, 570-571 Virtual segments, 195 Volatile memories, 12 Voltmeter design exercise, 615-621 V-pipe, 508

#### W

Workstations, 47, 506 Write-back cache policy, 23–24, 500 Write once read many (WORM), 11 Write-through policy, 24, 466, 500 WRITE timing, 84 WRMSR, 509

# X

XADD, 505 XER, 574

### Z

Zero, 6 division by, 174, 345, 383, 492, 556 flag (Z), 8, 55 Zero-operand instructions, 37, 216