Third Edition

=astern =conomy =dition

Basic

Design

DOUGLAS A. PUCKNELL KAMRAN ESHRAGHIAN



Basic VLSI Design

Edition

Douglas

Kamrar

Depart

and ele

Univer

ical

eering

le

009-2010

Prentice-Hall of India Private Limited

New Delhi

This Indian Reprint—Rs. 275.00 (Original Australian Edition—Rs. 2568.00)


BASIC VLSI DESIGN, 3rd Ed. by Douglas A. Pucknell and Kamran Eshraghian

© 1994 by Douglas A. Pucknell and Kamran Eshraghian. All rights reserved. No part of this book may be reproduced in any form, by mirreograph or any other means, without permission in writing from the publisher.

ISBN-81-203-0986-3

For sale in India, Bangladesh, Bhutan, Combodia, China, Fiji, Laos, Malaysia, Maldives, Myanmar, Nepal, Pakistan, Phillippines, Singapore, South Korea, Sri Lanka, Taiwan, Thailand and Vietnam.

Published by Asoke K. Ghosh, Prentice-Hall of India Private Limited, M-97, Connaught Circus, New Delhi-110001 and Printed by Syndicate Binders, B-167, Okhla Industrial Area, Phase I, New Delhi-110020.



List of color plates xiii
Preface xv
Acknowledgments xix
About the Authors xxi

1 A review of microelectronics and an introduction to MOS technology 1

1.1	Introduction to	integrated	circuit	technology	2
-----	-----------------	------------	---------	------------	---

- 1.2 The integrated circuit (IC) era 4
- 1.3 Metal-oxide-semiconductor (MOS) and related VLSI technology
- 1.4 Basic MOS transistors 6
- 1.5 Enhancement mode transistor action 9
- 1.6 Depletion mode transistor action 10
- 1.7 nMOS fabrication 10
 - 1.7.1 Summary of an nMOS process 14
- 1.8 CMOS fabrication 15
 - 1.8.1 The p-well process 1
 - 1.8.2 The n-well process 17
 - 1.8.3 The twin-tub process 19
- 1.9 Thermal aspects of processing 191.10 BiCMOS technology 21
- 1.10.1 BiCMOS fabrication in an n-well process 24
 1.10.2 Some aspects of bipolar and CMOS devices 24
- 1.11 Production of E-beam masks 25
- 1.12 Observations 26

VI	Conte	nts —
2	Ba	sic electrical properties of MOS and BiCMOS
	ciı	rcuits 28
	2.1	Drain-to-source current / water and - 1/ 1 - 1/
		2.1.1 The non-saturated region 30 2.1.2 The saturated region 32
	2.2	Aspects of MOS transistor threshold voltage V _t 34
	2.3	MCD transistor transconductors -
	2.4	MOS transistor figure of merit ω_0 37
	2.5	The pass transistor 38
	2.6	The nMOS inverter 38
	2.7	Determination of pull-up to pull-down ratio $(Z_{p,u}, Z_{p,d})$ for an nMOS inverter driven by another nMOS inverter.
	2	
	2.8	Pull-up to pull-down ratio for an nMOS inverter driven through one or more
		Pass transistors 42
	2.9	Alternative forms of pull-up 45
	2.10	The state of the s
	2.11	and the state of t
	2.12	
		2.12.1 Transconductance g _m — bipolar 52
		2.12.2 Comparative aspects of key parameters of CMOS and bipolar
		transistors 53
	2 12	2.12.3 BiCMOS inverters 54
	2.13	·
	2.14	ap susceptibility Jy
	2.16	33
	2.10	Tutorial exercises 60
•		
3	MO	S and BiCMOS circuit design processes 61
	3.1	MOS layers 62
	3.2	Stick diagrams 62
		3.2.1 nMOS design style 67
		3.2.2 CMOS design style 68
	3.3	Design rules and layout 72
		3.3.1 Lambda-based design rules 73
		3.3.2 Contact cuts 75
		3.3.3 Double metal MOS process rules 77 3.3.4 CMOS lambda-based design rules 78
	2.4	3.3.4 CMOS lambda-based design rules 78
	3.4	General observations on the design rules 79
	3.5	2 µm double metal, double poly. CMOS/RiCMOS rules 82
	3.6	1.2 µm double metal, single poly. CMOS rules 84
	3.7 3.8	Layout diagrams — a brief introduction 84
	3.9	Symbolic diagrams — translation to mask form 90
	3.10	Observations 90
	3.10	Tutorial exercises 92

1	Bas	ic circuit concepts 94	
	4.1	Sheet resistance R _c 95	
	4.2	A STATE OF THE PARTY OF THE PAR	96
		4.2.1 Silicides 98	
	4.3	Area capacitances of layers 99	
	4.4	Standard unit of capacitance $\Box C_e$ 100	
	4.5	Some area capacitance calculations 100	
	4.6	The delay unit τ 102	
	4.7	Inverter delays 104 24 1 12 1941 bits miles maleyed	38
		4.7.1 A more formal estimation of CMOS inverter delay 105	
	4.8	Driving large capacitive loads 107	
	1.0	4.8.1 Cascaded inverters as drivers 108	
		4.8.2 Super buffers 110	
		4.8.3 BiCMOS drivers 111	
	4.9	Propagation delays 114	
	4.5	4.9.1 Cascaded pass transistors 114	
		4.9.2 Design of long polysilicon wires 115	
	4.10		
	4.10	Wiring capacitances 116	
		4.10.1 Fringing fields 116	
		4.10.2 Interlayer capacitances 117	
		4.10.3 Peripheral capacitance 117	
٠	4.11	Choice of layers 118	
	4.12	Observations 119	
	4.13	Tutorial exercises 120	
		Taylor of the same and the excession of the	
	Scal	ling of MOS circuits 123	
	5.1	Scaling models and scaling factors 124	
	5.2	Scaling factors for device parameters 125	
		5.2.1 Gate area A _g 125	
		5.2.2 Gate capacitance per unit area C_0 or C_{ox} 126	
		5.2.3 Gate capacitance C _g 126	
		5.2.4 Parasitic capacitance C_x 126	
		5.2.5 Carrier density in channel () 1.26	
		5.2.6 Channel resistance R 1.26	
		5.2.7 Gate delay T_d 127	
		5.2.8 Maximum operating frequency f ₀ 127	
		5.2.9 Saturation current I _{des} 127	
		5.2.10 Current density J 127	
		5.2.11 Switching energy per gate E _g 128	
		5.2.12 Power dissipation per gate P_g 128	
		5.2.13 Power dissipation per unit area P_a 128	
		5.2.14 Power-speed product P _T 128	
		5.2.15 Summary of scaling effects 128	
	5.3	Some discussion on and limitations of scaling 129	
	3.3	5.3.1 Substrate doping 129	
		J.J. I Juddick doping 127	

		5.3.2		
		5.3.3	The contract is a second contract in the second contract in the second contract is a second contract in the second contract in the second contract in the second contract is a second contract in the second contract in the second contract in the second contract is a second contract in the second contract in	
1	5.4	.4 Limits due to subthreshold currents 139		
	5.5	Limits	on logic levels and supply voltage due to noise 139	
	5.7	Limits	due to current density 142	
	5.8		vations 144	
	5.9	Refere	nces 145	
	Sub	syster	n design and layout 146	
	6.1	Some	architectural issues 147	
	6.2		logic 148 101 (Saule-Boss) 920 1010	
			Pass transistors and transmission gates 148	
	6.3	Gate (restoring) logic 149	
		6.3.1		
		6.3.2		
			Nand gates 150	
		6.3.3		
		6.3.4	Other forms of CMOS logic 159	
	6.4	Examp	les of structured design (combinational logic) 165	
		6.4.1	A parity generator 165	
		6.4.2		
		6.4.3	Multiplexers (data selectors) 171	
		6.4.4		
		6.4.5	A four-line Gray code to binary code converter 175	
		6.4.6	The programmable logic array (PLA) 176	
	6.5	Some of	clocked sequential circuits 176	
		6.5.1	Two-phase clocking 176	
- 10		6.5.2	Charge storage 181	
		6.5:3	Dynamic register element 182	
		6.5.4	A dynamic shift register 183	
	6.6		system considerations 184	
		6.6.1	Bipolar drivers for bus lines 184	
		6.6.2	Basic arrangements for bus lines 186	
		6.6.3	The precharged bus concept 186	
		6.6.4	Power dissipation for CMOS and BiCMOS	
			circuits 188	
		6.6.5	The state of the s	
		6.6.6	Further aspects of V _{DD} and V _{SS} rail distribution 190	
	6.7		rations 192	
	6:8	Tutoria	exercises 192	
	Sub	system	design processes 196	
	7.1			
		7.1.1	general considerations 197	
	7.2		Some problems 198	
	1.2	All lilu	stration of design processes 198	

		The same was the same and the same and the same with the same ways and the same was the same with the same was the same wa	Content
	7.2.1	The general arrangement of a 4-bit arithmetic processor 199	THE STATE OF
	7.2.2	The design of a 4-bit shifter 203	
7.3		rations 207	TAT!
7.4	Tutoria	exercises 209	: 01
Illus	stratio	n of the design process — computational	
	nents	210 to the mark to the freed trined.	-T.01
8.1	Some o	observations on the design process 211	
8.2	Regula		5 1
8.3	Design	of an ALU subsystem 212	
0	8.3.1	Design of a 4-bit adder 213	
	8.3.2	Implementing ALU functions with an adder 224	
8.4	A furth	per consideration of adders 226	
0	8.4.1	The Manchester carry-chain 226	
	8.4.2	Adder enhancement techniques 228	
	8.4.3	A comparison of adder enhancement techniques 237	2 75
8.5	Multip		
0.5	8.5.1	The serial-parallel multiplier 240	
	8.5.2	The Braun array 242	
	8.5.3	Twos complement multiplication using the Baugh-Wool method 242	ey
	8.5.4	A pipelined multiplier array 244	
	8.5.5	The modified Booth's algorithm 248	
	8.5.6	Wallace tree multipliers 251	
	8.5.7	Recursive decomposition of the multiplication 251	
	8.5.8	Dadda's method 253	
8.6	Obser	vations 253	
8.7	Tutoria	al exercises 254	
8.8	Refere	ences 255	
Me	morv.	registers, and aspects of system timing	256
9.1	System	n timing considerations 257	
9.2	Some	commonly used storage/memory elements 257	
9.2	9.2.1		
	9.2.2	A three-transistor dynamic RAM cell 259	
	15.150		
	9.2.3	A pseudo-static RAM/register cell 263	
- 6	9.2.4		memory
	9.2.5	cells 266	ciilory
	9.2.6	JK flip-flop circuit 269	Sept of
	9.2.7		1 11
9.3		ing arrays of memory cells 273	
	9.3.1	Building up the floor plan for a 4 x 4-bit register array	274
	9.3.2		76

11

		9.3.3 Random access memory (RAM) arrays 278
	9.4	Observations 283
*	9.5	Tutorial exercises 283
10	Pra	ctical aspects and testability 285
	10.1	Some thoughts on performance 286
	-	10.1.1 Optimization of at 400 and Graphs:
		10.1.2 Noise margins 292
	10.2	
	10.3	Floor plan layout of the 4-bit processor 298
	10.4	Input/output (I/O) pads 298
	10.5	'Real estate' 301
W 16	10.6	Further thoughts on system delays 303
		10.6.1 Buses 303
		10.6.2 Control paths, selectors, and decoders 303
		10.6.3 Use of an asymmetric two-phase clock 305
		10.6.4 More nasty realities 306
	10.7	Ground rules for successful design 307
	10.8	The real world of VLSI design 316
	10.9	
	10.10	The interface with the fabrication house 318
		10.10.1 CIF (Caltech, Intermediate Form) code 319
	10.11	CAD tools for design and simulation 324
	10.12	Aspects of design tools 324
		10.12.1 Graphical entry layout '324
		10.12.2 Design verification prior to fabrication 327
		10.12.3 Design rule checkers (DRC) 328
		10.12.4 Circuit extractors 330
	10.12	10.12.5 Simulators 330
	10.13	Test and testability 332
		10.13.1 System partitioning 333
		10.13.2 Layout and testability 334
	AZE	10.13.3 Reset/initialization 334 10.13.4 Design for testability 334
		10.13.5 Testing combinational logic 336
		10.13.6 Testing sequential logic 339 beau from 10.13.7 Practical design for test (DFT) guidelines 241
		- Strict test (D) 1/ guidelines 341
	7	and design teeriniques 343
		101011 333
	10 14	10.13.10 Future trends 358 Ava autition of Ava Ava aut
	10.14	References 1359 methods on a non-house menulous
1	Some	CHOC 4-1-1 Box 31
	SUITE	CMOS design projects 362
	11.1	Introduction to project work 363

11.2 CMOS project 1 — an incrementer/decrementer

letter he has being of the ber refine

	. 11.2.1	
	11.2.2	
	11.2.3	Physical description 365
179	11.2.4	
11.	3 CMOS	project 2 — left/right shift serial/parallel register 367
	11.3.1	Behavioral description 367
	11.3.2	Structural description 367
	11.3.3	
	11.3.4	Design verification 372
11.4	CMOS	project 3 — a comparator for two n-bit numbers 372
	11.4.1	Behavioral description 373
	11.4.2	Structural description 376
ž1	11.4.3	
	11.4.4	Symbolic or stick representation to mask transformation 378
	11.4.5	Design verification 379
11.5	CMOS,	BiCMOS project 4 — a two-phase non-overlapping clock generator
	with bu	uffered output on both phases 381
	11.5.1	Behavioral description 384
	11.5.2	
	11.5.3	Design process 385
	11.5.4	Final test (simulation) results 391
	11.5.5	Further thoughts 391
11.6	CMOS	project 5 — design of a dlatch — an event-driven latch element for
	EDL sys	tems 396
	11.6.1	A brief overview of event-driven logic (EDL) concepts
		(Pucknell 1993) 396
	11.6.2	
	11.6.3	Structural description 399
44	11.6.4	Circuit action 401
Marie III	11.6.5	Mask layout and performance simulation 401
11.7	Observa	
11.8	Reference	ces 405
I Ilte	a-fact \	/I SI circuits and quaterns into I di
Citi	a-last	/LSI circuits and systems — introduction to
Gar	s techi	
12.1	Ultra-fas	t systems 406
	12.1.1	Submicron CMOS technology 406
	12.1.2	Gallium arsenide VLSI technology 407
12.2	Gallium	arsenide crystal structure 408
	12.2.1	A compound semiconductor 410
	12.2.2	Doping process 411
	12.2.3	Channeling effect 412
	12.2.4	Energy band structure 412
	12.2.5	Electron velocity-field behavior 414

12

12.3	Technology development 414	
	12.3.1	Gallium arsenide devices 418
	12.3.2	Metal semiconductor FET (MESFET) 418
	12.3.3	GaAs fabrication 420
12.4	Device	modeling and performance estimation 435
	12.4.1	Device characterization 435
	12.4.2	Drain to source current derivation 435
	12.4.3	Transconductance and output conductance 442
	12.4.4	Logic voltage swing 445
	12.4.5	Direct-coupled FET logic (DCFL) inverter 446
12.5	MESFET	-based design 451
	12.5.1	MESFET design methodology 451
	12.5.2	Gallium arsenide layer representations 451
	12.5.3	Design methodology and layout style 453
	12.5.4	Layout design rules 458
	12.5.5	Symbolic approach to layout for GaAs MESFETs 463
12.6	GaAs M	IESFET classes of logic 465
	12.6.1	Normally-on logic gates 465
	12.6.2	Normally-off logic gates 465
12.7	VLSI de	sign — the final ingredients 468
12.8	Tutorial	exercises 468

Appendix A 470
Appendix B 474
Appendix C 483
Further reading 489
Index 491

List of color plates

Color plates

- 1 (a) Encodings for a simple single metal nMOS process
 - (b) Color encodings for a double metal CMOS p-well process
 - (c) Additional encodings for a double metal double poly. BiCMOS n-well process
 - (d) Color stick diagram examples
- 2 Example layout encodings
- 3 ORBITTM 2μm design rules (a)(b)
- 4 ORBITTM 2μm design rules (c)
- 5 ORBITTM 2μm design rules (d)(e)
- 6 ORBITTM 2μm design rules (t)
- 7 1-bit CMOS shift register cell
- 8 (a) A BiCMOS 2 input nand gate
 - (b) A BiCMOS 2 input nor gate
- 9 (a) 31/P nMOS nor gate
 - (b) 21/P CMOS (p-well) nor gate
- 10 n-type pass transistor based 4-way MUX
- 11 CMOS transmission gate based 4-way MUX
- 12 Mask layout for two-phase (and complements) clock generator



supports Cherolic and I have a first and the support of the suppor

Althorized are the next a term of the first of the person of the body as the person of the person of

Both are the a three markets are the left and committee our rate of

Associal exitain its about 100 and 140MOS designation of the construction of the const

The microscopic dimensions of current silicon-integrated circuitry make possible the design of digital circuits which may be very complex and yet extremely economical in space, power requirements and cost, and potentially very fast. The space, power and cost aspects have made silicon the dominant fabrication technology for electronics in very wide ranging areas of application. The combination of complexity and speed is finding ready applications for VLSI systems in digital processing, and particularly in those application areas requiring sophisticated high speed digital processing. Although silicon MOS-based circuitry will meet most requirements in such systems and the technology is still being enhanced by ongoing improvements in fabrication, there are ultimate limitations associated with the velocity of electrons (and holes) in silicon which will make MOS circuitry unsuitable for some ultra fast systems that are now being contemplated. Thus, other techniques are being actively investigated to complement silicon technology, including the use of materials other than silicon for the production of integrated circuits. One promising technology is the production of very fast circuits in gallium arsenide.

The overwhelming majority of VLSI systems in silicon utilize nMOS, CMOS or BiCMOS technology and, although nMOS designs are now mostly outmoded, it is advantageous to understand the processes and to be able to design or analyze nMOS circuits as the need arises. This added learning load is no real burden since the three technologies are closely interrelated and design is based on common concepts. It is further possible to relate some silicon design methodology and nMOS circuit concepts to the design of gallium arsenide circuits.

A significant feature of this edition is the expansion of CMOS circuitry to include bipolar transistors—the BiCMOS process. This is of particular interest, for example, where larger capacitive loads must be driven. The nature and

characteristics of the relevant bipolar devices are dealt with and design rules for an n-well BiCMOS process appear in the text and are used in design examples.

Essential matters for nMOS, CMOS and BiCMOS digital circuit design are covered in Chapters 1 to 9, including numerous illustrative design exercises over Chapters 6 to 9. Learning to design circuits in silicon is essentially a 'hands-on' process and further exercises are set as tutorial work in Chapters 2, 3, 4, 6, 7, 8 and 9, and more demanding work is set out in the six CMOS design projects that comprise Chapter 11. Lambda-based design rules (Mead and Conway style*) are used in most design exercises since they are easily understood, easily remembered and applied, and can be used for fabrication. The rule set given covers both nMOS and p-well-based CMOS. However, more effective designs may be based on 'real-world' micron-based rule sets and two such rule sets are included in this text. Both are from Orbit Semiconductor Inc. of California, USA: one rule set covers a 2 micron double metal, double polysilicon n-well BiCMOS process and the second set is for a 1.2 micron n-well double metal, single polysilicon CMOS process.

An extended coverage of digital arithmetic circuitry is now included in Chapter 8 and a large part of Chapter 10 is devoted to an expanded treatment of testability considerations.

Chapter 11 is devoted entirely to project work designed to illustrate typical approaches to the design of a variety of system requirements.

Chapter 12 builds on the earlier chapters to introduce gallium arsenide (GaAs) technology and establishes suitable encoding, notation, design rules and basic design methodology. Some GaAs logic circuit arrangements are examined.

We have been particularly careful to ensure that this third edition does not omit essential material from the second edition and maintains the format and approach with which users of the earlier editions have become familiar.

Although much new material has been included, all the core material from the second edition appears in roughly the same order as before, with the exception of the chapter dealing with PLAs and finite state machines. This subject, rightly or wrongly, we now feel belongs more appropriately in texts covering digital logic in general and combinational and sequential logic in particular. One such text now forms part of this Silicon Engineering Series of texts**. However, in order to maintain a coverage of the PLA, we have included the essential material as Appendix C.

Thus, those who have based coursework on the first or second editions of this text should not be seriously affected by any omissions and should benefit substantially from the additional material presented in this new edition.

^{*} Mead, C. A. & Conway, L. A. Introduction to VLSI systems, Addison-Wesley, USA, 1980.

^{**} Pucknell, D. A. Fundamentals of Digital Logic Design, Prentice Hall, Australia, 1990.

In conclusion, the authors have set out to present a balanced and structured course covering the 'technologies of the nineties'. The book covers the design of circuits in silicon and introduces the newer GaAs technology in a way that is compatible with design in silicon. We have set out to present this text in a form that is readily used and easily assimilated. Most of the material presented is based on coursework taught over a number of years and is therefore 'tried and trusted'.

Douglas Pucknell and Kamran Eshraghian Adelaide, February 1994