

# Appendix A

## 2.0 micron double poly. double metal n-well CMOS\* —

### Electrical parameters

**Process specs: 2.0 micron double poly. double metal n-well CMOS\***

Oxide thickness (angstroms)	Minimum	Typical	Maximum
Poly. 1 gate oxide	370	400	430
Poly. 2 oxide	470	500	530
Field oxide (poly. 1 & 2 to sub.)	5500	6000	6500
Metal 1 to poly. 1 & 2	8000	8500	9000
Metal 1 to sub.	13500	14500	15500
Metal 1 to n <sup>+</sup> /p <sup>+</sup> diff.	8500	9000	9500
Metal 2 to metal 1	6000	6500	7500
Poly. 1 to poly. 2	650	750	850
<b>Conductors</b>			
Poly. 1	3700	4000	4300
Poly. 2	3700	4000	4300
Metal 1	5500	6000	6500
Metal 2	10500	11500	12500

\* In all cases, the serious user is advised to contact Orbit for their latest process details.

# Device specs: 2.0 micron double poly. metal n-well CMOS

	Minimum	Typical	Maximum
P-channel poly. 1			
Threshold (volts)	-1.0	-0.75	-0.5
Gamma (volts **.5)	0.45	0.55	0.65
$K' = \mu_{Cox}/2$ ( $\mu A/V^{**2}$ ) $V_{DS} = 0.1V$ , $V_{GS} = 2 - 3V$	6.0	7.5	8.5
Punchthrough for min. length channel (volts)	-16	-14	-10
Subthreshold slope (volts** -3/decade)	90	100	110
Delta length = effective-drawn (microns)	-0.7	-0.4	-0.1

Poly. 2 etch delta from mask C.D. to wafer is 1.1  $\mu m$ .

For drawn C.D. of 2  $\mu m$ , and biased to 3  $\mu m$ , the final wafer dimension is 2.0  $\mu m$ .

Recommended minimum poly. 2 gate width is 2.5  $\mu m$  but interconnect can be 2.0  $\mu m$ .

## P-channel poly. 2

Threshold (volts)	-1.5	-1.15	-0.8
Gamma (volts **.5)	0.5	0.6	0.8
$K' = \mu_{Cox}/2$ ( $\mu A/V^{**2}$ )	5.0	6.0	7.0
Punchthrough for min. length channel (volts) 2.5 $\mu m$	-16	-14	-10
Subthreshold slope (volts** -3/decade)			
Delta length = effective - drawn (microns)	-0.8	-0.5	-0.2

## N-channel poly. 1

Threshold (volts)	0.5	0.75	1.0
Gamma (volts **.5)	0.15	0.25	0.35
$K' = \mu_{Cox}/2$ ( $\mu A/V^{**2}$ ) $V_{DS} = 0.1V$ , $V_{GS} = 2 - 3V$	20	23	26
Subthreshold slope (volts** -3/decade)	90	100	110
Punchthrough for min. length channel (volts)	10	14	16
Delta length = effective-drawn (microns)	-0.7	-0.3	-0.0

Poly. 2 etch delta from mask C.D. to wafer is 1.1  $\mu m$ .

For drawn C.D. of 2  $\mu m$ , and biased to 3  $\mu m$ , the final wafer dimension is 2.0  $\mu m$ .

Recommended minimum poly. 2 gate width is 2.5  $\mu m$  but interconnect can be 2.0  $\mu m$ .

## N-channel poly. 2

Threshold (volts)	0.7	1.10	1.40
Gamma (volts **.5)	0.215	0.30	0.40

	Minimum	Typical	Maximum
$K' = \mu_{Cox}/2 (\mu A/V^{**2})$	18	20	22
Subthreshold slope (volts** - 3/decade)			
Punchthrough for min. length channel (volts) $2.5 \mu m$	10	14	16
Delta length = effective - drawn (microns)	-0.8	-0.4	-0.1
CCD channel potential (volts)			
Poly. 1 $VG = 0$	3.0	5.0	8.0
Poly. 2 $VG = 0$	3.0	5.0	8.0
NPN transistor in the n-well			
Beta = 80 to 200 at $I_B = 1 \mu A$			
BVEBO	= 10V		
BVCEO	≥ 10V		
BVCES	> 10V		
BVCBO	≥ 60V		
P-base $X_j$	= 0.45 to 0.50 micron		
N+ emitter $X_j$	= 0.3 micron		
Rcollector	= $1.0 + 0.2$ kohm/sq		
P- base resistance	$1.2 + 0.2$ kohm/sq		
Early voltage	> 30 volts		
Sheet resistance (ohms per square)			
P+ Active	40	57	80
N+ Active	20	28	40
N-well	2000	2500	3000
Poly. 1	15	21	30
Poly. 2	18	25	30
Metal 1	.050	.070	.090
Metal 2	.030	.040	.050

Contact Resistance (ohms)	Minimum (single contact 2 by 2 $\mu$ m)	Maximum
Metal 1 to p <sup>+</sup> Active	35	75
Metal 1 to n <sup>+</sup> Active	20	50
Metal 1 to poly. 1	20	50
Metal 1 to poly. 2	20	50
Metal 1 to metal 2	0.4	0.7

## Field inversion and breakdown voltages (volts)

	Minimum	Typical	Maximum
N-channel poly. 1 field inversion	10	14	
N-channel poly. 2 field inversion	10	14	
N-channel metal 1 field inversion	10	14	
P-channel poly. 1 field inversion		-14	-10
P-channel poly. 2 field inversion		-14	-10
P-channel metal 1 field inversion		-14	-10
N-diffusion to substrate junction breakdown		14	16
P-diffusion to substrate junction breakdown		15	18
N-well to P-subjunction breakdown		50	90

Interlayer capacitances (Plate: 10<sup>\*\*</sup> - 5 pF micron <sup>\*\*</sup> - 2)


	Capacitance		Equiv. thickness	
	Min.	Max.	Min. (angstroms)	Max. (angstroms)
Gate oxide plate poly. 1	78	90	370	430
Gate oxide plate poly. 2	64	70	470	530
Poly. 1 to poly. 2 over active	43	55	650	850
Poly. 1 to poly. 2 over field	43	55	650	850
Metal 1 to active plate	3.6	4.0	8500	9500
Metal 1 to subs plate	2.2	2.5	13500	15500
Metal 1 to poly. plate	3.7	4.4	8000	9000
Metal 2 to active plate	1.9	2.4	14500	17500
Metal 2 to subs plate	1.5	1.65	19500	22000
Metal 2 to poly. plate	1.9	2.4	14500	17500
Metal 2 to metal 1 plate	4.6	5.6	6000	7500




# Appendix B

## 1.2 micron single poly. double metal n-well and p-well CMOS\*— design rules and process and device specifications

\* In all cases, the serious user is advised to contact Orbit for the latest design rules and process details.

Figure B-1(a) Design rules for wires (interconnects) (Orbit  $1.2 \mu\text{m}$  CMOS)



All devices shown are n-type. The same rules apply for p-type.

Figure B-1(b) Transistor-related design rules (Orbit 1.2 μm CMOS) minimum sizes and overlaps








Figure B-1(d) Rules for n-well (Orbit 1.2  $\mu\text{m}$  CMOS process)




Figure B-1(e) Rules for pad and overglass geometry (Orbit 1.2- $\mu\text{m}$  CMOS)

	Thickness/separation (angstroms)	Capacitance ( $10^{-4}$ pf/ $\mu\text{m}^2$ )		
		Min.	Typ.	Max.
Gate oxide	225 +/- 25			
Field oxide	6000 +/- 300 (as grown)			
Poly.	4000 +/- 250			
Intermediate oxide	6000 +/- 600			
Metal 1	6000 +/- 500			
Metal 2	11500 +/- 750			
Metal 1 to polysilicon	6000 +/- 10000	0.56	0.6	0.68
Metal 1 to substrate	11000 +/- 1000	0.31	0.33	0.35
Metal 1 to diffusion	6000 +/- 1000	0.56	0.6	0.68
Metal 2 to poly. 1	13000 +/- 1500	0.25	0.28	0.31
Metal 2 to substrate	20000 +/- 2000	0.15	0.17	0.18
Metal 2 to diffusion	13000 +/- 1500	0.25	0.28	0.31
Metal 2 to metal 1	7000 +/- 10000	0.42	0.50	0.56
N+ to P- JCN		3.1	3.87	4.7
P+ to N- JCN		3.0	3.74	4.4

## Device specs: 1.2 micron single poly. double metal n-well and p-well CMOS

	N-channel			P-channel			
	Min.	Typ.	Max.	Min.	Typ.	Max.	
VTE (VBS = 0) 30 x 1.2 $\mu\text{m}$	0.6	0.8	1.0	-1.0	-0.8	-0.6	(volts)
BVDSS (VBS = 0) 30 x 1.2 $\mu\text{m}$		10	13	-13	-10		(volts)
IDS @ VGS = 5V, VDS = 5V, L = 1.2 $\mu\text{m}$	0.18	0.2	0.22	-0.11	-0.093	-0.083	(mA/micron)
K Prime (linear) 30 x 30 $\mu\text{m}$	30	33	36	7.5	9.5	11.5	( $\mu\text{A}/\text{V}^{**2}$ )
Leff @ Ldrawn = 1.2 $\mu\text{m}$	0.8	0.9	1.0	1.0	1.1	1.2	(microns)
Oxide encroachment/side	0.48	0.52	0.56	0.48	0.52	0.56	(microns)

BE (short channel) 1.2 $\mu\text{m}$ = delta VT (VBS = 0,2)	0.4	0.6	0.8	0.2	0.35	0.5 (volts)
BE (long channel) 30 $\mu\text{m}$ = delta VT (VBS = 0,2)	0.5	0.7	0.9	0.3	0.45	0.6 (volts)
VTF polysilicon		10	13	-13	-10	(volts)
Diffusion resistance	25	35	45	50	70	100 (ohm/sq)
Poly. resistance	15	20	30	15	22	30 (ohm/sq)
Substrate resistance		1.3	1.6	1.8		(kohms/sq)
Substrate Cs	1E16	1.5E16	2E16	6E15	7E15	8E15 (/cm)
Diffusion junction	0.25	0.3	0.35	0.25	0.3	0.45 (microns)
Well junction	3.5	4.0	4.5	3.5	4.0	4.5 (microns)
Oxide spacer		0.2			0.2	(microns)
Contact resistance (1.4 x 1.4 $\mu\text{m}$ )		75			150	(ohms)
Junction breakdown voltage		15			15	(volts)
N-well to P-substrate breakdown			45			(volts)
Metal 1 sheet resistance		35	45	55		(mohm/sq)
Metal 2 sheet resistance		20	25	30		(mohm/sq)

The UCB-Mosfet model in TECAP is an exact copy of the model in U. C. Berkeley's 2g.5 and 2g.6 versions of SPICE, except for the parameter WD.

The TECAP model takes oxide encroachment and any biasing between drawn and mask into account through the parameter WD<sup>†</sup>. The effective channel width Weff is  $W-2*WD$ , where W is the drawn channel width. When doing SPICE simulations, use Weff as the device channel width. It is important to take WD into account for devices whose drawn channel widths are small. The other parameters that SPICE needs are L, AS, and AD, which are the drawn channel length, the area of the source and the area of the drain respectively. Do not enter in the effective channel length L. SPICE figures out the effective channel length for you by internally subtracting twice the lateral diffusion from the drawn channel length that you enter.


Because of the different biasing of the drawn active layer for each rule set, there is a different value of WD<sup>†</sup> associated with each rule set and it may be found in the beginning of each of the rule set descriptions.

<sup>†</sup> Parameter WD (channel width reduction) = 0.4  $\mu\text{m}$  for Orbit 1.2  $\mu\text{m}$  technology and WD = 0.25  $\mu\text{m}$  for Orbit 2  $\mu\text{m}$  technology.

Corner simulations may be done by using the following fast and slow models:

Fast model — change values Weff, L, and Tox to Weff + 0.25 microns, L - 0.15 microns, and Tox = 21.0 nanometers respectively.

Slow model — change values of Weff, L, and Tox to Weff - 0.25 microns, L + 0.15 microns, and Tox = 24.0 nanometers respectively.



# Appendix C

## The programmable logic array (PLA)

An elegant solution to the mapping of irregular combinational logic functions into regular structures is provided by the PLA. The PLA provides the designer with a systematic and regular way of implementing multiple output functions of  $n$  variables in sum of products (SOP) form. The general arrangement of a PLA is given as Figure C-1 and it may be seen to consist of a programmable two-level *And/Or* structure.

Clearly, the structure is regular and may be expanded in any of its dimensions — the number of input variables  $v$ , the number of product (*And*) terms  $p$ , and the number of output functions (*Or* terms)  $z$ . It will also be noted that if there are  $v$  input variables, for complete generality each of the product forming *And* gates must have  $v$  inputs, and if there are  $p$  product terms, each output *Or* gate must have  $p$  inputs.

In practice, a range of 'off-the-shelf' PLAs is available to the TTL-based system designer. Typically, PLAs with 14 variable inputs, 96 product terms, and eight output functions are readily obtained, and much larger PLAs (e.g. with more than 200 product terms) are also available. Such elements are programmed by the manufacturer or field programmed by the user to meet requirements.

In VLSI design, however, custom PLAs can be readily designed and must be 'programmed' during the design process. Thus for the VLSI designer, PLAs are tailored to specific tasks with little wastage of functions or space. However, the PLA structure is regular and readily expanded, contracted, or modified during design. This contrasts sharply with the attributes of random logic.

In VLSI design our objective is to map circuits onto silicon to meet particular specifications. The way in which a PLA maps onto the chip may be indicated by a 'floor plan' which gives the notional areas and relative disposition of the particular circuits and subsystems. A floor plan layout for a PLA is given in Figure C-2(a).

For MOS fabrication, *And* and *Or* gates are neither as simple nor as suitable as the *Nor* gate. Thus, we look to De Morgan's theorem to manipulate *And-Or* combinational logic requirements into *Nor* form.

For an  $n$  input *Nor* gate, we may write

$$X' = A + B + C + \dots + N$$

where  $X$  is the output and  $A$  to  $N$  the inputs.


By De Morgan's theorem

$$X = A' . B' . C' \dots N'$$

In other words, the *Nor* gate is an *And* gate to inverted input levels.

Obviously, the output *Or* functions of the PLA can be realized with *Nor* gates each followed by an inverter. Thus, the requirements and floor plan of the PLA may be adapted to *Nor* gate form as in Figure C-2(b). A MOS *Nor* gate-based PLA realization for the multiple output functions used as an example in Figure C-1 is presented in circuit form as Figure C-3.

It will be noted that Figure C-3 is a PLA, tailored to meet the particular needs and drawn in mixed circuit and logic symbol notation. Although not in mask layout form, it can be clearly seen how the factors  $v$ ,  $p$ , and  $z$  affect the PLA dimensions. A PLA circuit is readily turned into a stick diagram and then to mask layout form. A similar  $4 \times 8 \times 4$  programmed PLA is given in stick diagram form as Figure C-4 and the regular nature of the topology is clearly apparent. The reader is left to determine the functions implemented by this PLA.



Note:  $5 \times 8 \times 4$  PLA shown symbolically and programmed for:

$$Z_1 = p_1 + p_3 + p_4 + p_5 \therefore Z_1 = abde + abcde + bc + de$$


$$Z_2 = p_2 \therefore Z_2 = \bar{a}c$$

$$Z_3 = p_4 + p_5 + p_7 + p_8 \therefore Z_3 = bc + de + \bar{c}\bar{d}e + bd$$


$$Z_4 = p_2 + p_6 \therefore Z_4 = \bar{a}\bar{c}e + ce$$

Figure C-1  $v \times p \times z$  PLA





(a) And/Orbased



(b) Norbased

Figure C-2 PLA floor plans




Figure C-3 PLA arrangement for multiple output function




Figure C-4 CMOS (dynamic logic) stick diagram for a  $4 \times 8 \times 4$  PLA



# Further reading

- Allison, J. (1975) *Electronic Integrated Circuits—Their Technology and Design*, McGraw-Hill.
- Ayers, R. F. (1983) *VLSI—Silicon Compilation and the Art of Automatic Microchip Design*, Prentice-Hall, USA.
- Barbe, D. F. (ed.) (1982) *Very Large Scale Integration — VLSI — Fundamentals and Applications*, Springer-Verlag, West Germany/USA.
- Barna, A. (1981) *VHSIC (Very High Speed Integrated Circuits) — Technologies and Trade Offs*, Wiley, USA and Canada.
- Camenzind, H. R. (1968) *Circuit Design for Integrated Electronics*, Addison-Wesley, USA.
- Cobbold, R. S. (1970) *Theory and Application of Field-Effect Transistors*, Wiley, USA.
- Colclaser, R. A. (1981) *Microelectronics: Processing and Device Design*, Wiley, USA.
- Denyer P. & Renshaw D. (1985) *VLSI Signal Processing: A Bit-Serial Approach*, Addison-Wesley, UK.
- Eichelberger, E. B. & Williams, T. W. (1978, May) 'A logic design structure for LSI testability', *Journal of Design Automation and Fault-Tolerant Computing*, Vol. 2, No. 2, pp. 165–78.
- Einspruch, N. G. & Wisseman, W. R. (ed.) (1985) *VLSI Electronics, Microstructure Science, Vol. II, Ga As Microelectronics*, Academy Press.
- Fortino, A. (1983) *Fundamentals of Computer Aided Analysis and Design of Integrated Circuits*, Reston, USA.
- Glasser, L. A. & Dobberpuhl, D. W. (1985) *The Design and Analysis of VLSI Circuits*, Addison-Wesley.
- Gray, J. P. (1981) *VLSI 81: Very Large Scale Integration*, Academic Press, UK, 1981.
- Grove, A. S. (1981) *Physics and Technology of Semiconductor Devices*, Wiley, USA.
- Haskard, M. & May, I. (1987) *Analog VLSI Design, nMOS and CMOS*, Prentice-Hall, USA.
- Hicks, P. J. (1983) *Semi-Custom IC Design and VLSI*, Peter Peregrinus Ltd, UK.
- Hon, R. W. & Sequin, C. M. (1980) *A Guide to LSI Implementation*, 2nd edn, Xerox, USA.
- Lindmayer, J. & Butner S.E. (1965) *Gallium Arsenide Digital Integrated Circuit Design*, McGraw-Hill, USA.
- Long, S. I. & Wrigley, C. Y. (1990) *Fundamentals of Semiconductor Devices*, Van Nostrand, USA.
- McCarthy, O. J. (1982) *MOS Device and Circuit Design*, Wiley, USA.
- Maly, W. (1987) *Atlas of I. C. Technologies: An Introduction to VLSI Processes*, Benjamin/Cummings Publishing, USA.
- Marcus M. (1967) *Switching Circuits for Engineers*, 2nd edn, Prentice-Hall, USA.

- Mavor, J., Jack, M. A. & Denyer, P. B. (1983) *Introduction to MOS LSI Design*, Addison-Wesley, UK.
- Mead, C. A. & Conway, L. A. (1980) *Introduction to VLSI Systems*, Addison-Wesley, USA.
- Mukherjee, A. (1986) *Introduction to nMOS and CMOS Systems Design*, Prentice-Hall, USA.
- Muroga, S. (1982) *VLSI System Design*, Wiley, USA.
- Nadig, H. J. (1977, May) 'Signature analysis — Concepts, examples, and guidelines', *Hewlett-Packard Journal*, USA, pp. 15–21.
- Newkirk, J. A. & Mathews, R. G. (1984) *The VLSI Designer's Library*, Addison-Wesley, USA and Canada.
- Pucknell, D. A. (1990) *Fundamentals of Digital Logic Design with VLSI Circuit Applications*, Prentice Hall, Australia.
- Rene Segers, M. T. M. (1982, June) 'The impact of testing on VLSI design methods', *IEEE Journal of Solid-State Circuits*, USA, Vol. SC-17, No. 3, pp. 481–86.
- Richman, P. (1967) *Characteristics and Operation of MOS Field-Effect Devices*, McGraw-Hill, USA, 1967.
- Rubin, S. M. (1987) *Computer Aids for VLSI Design*, Addison-Wesley, USA.
- Streetman, B. G. (1980) *Solid State Electronic Devices*, Prentice-Hall, USA.
- Sze, S. M. (ed.) (1983) *VLSI Technology*, McGraw-Hill, USA.
- Till, C. W. and Luxon, J. T. (1982) *Integrated Circuits: Materials, Devices, and Fabrications*, Prentice-Hall, USA.
- Weste, N. H. E. (1982, July–August) 'Mulga — An interactive symbolic system for the design of integrated circuits', *Bell System Technical Journal*, 60, USA, pp. 823–57.
- Weste, N. H. E. & Eshraghian, K. (1984) *Principles of CMOS VLSI Design — A Systems Perspective*, Addison-Wesley, USA.
- Westinghouse Defense and Space Center (1970) *Integrated Electronic Systems*, Prentice-Hall, USA.



# Index

- active bus 186
- adder
  - block diagram 212
  - bounding box 221
  - complete stick diagram CMOS 217
    - bounding box 221
  - element 214-23
  - enhancement techniques 228 *ff*
    - carry look-ahead 233-36
    - carry select 229
    - carry skip 230-31
    - comparison of 236-40
      - Manchester carry-chain 226-38
  - 4-bit design *see* 4-bit adder 213 *ff*
  - implementation of ALU with 224 *ff*
  - multiplexer-based 215 *ff*
  - requirements 214
  - standard equations 214, 226
  - truth table 213
- allocation of layers
  - considerations 119
- ALU (Arithmetic and Logic Unit) 224
- arbitration logic example 167 *ff*
- architecture
  - nature of design for in VLSI 198
- area capacitance (layers) 99 *ff*
- arithmetic processor, 4-bit 212 *ff*
- array
  - forming from memory cells 273 *ff*
  - 4 × 4-bit register 274
  - RAM 278
- ASM (algorithmic state machine) design 269
  - chart for JK flip-flop 270
- asymmetric two-phase clock 305-6
- barrel shifter 205 *ff*
  - bounding box for 4 × 4 208
  - 4 × 4 circuit 205
  - stick 206
  - standard cell for 206
- beta ( $\beta$ ) 31 *ff*
- BiCMOS
  - comparison with CMOS 22
  - drivers 111-14
  - fabrication 24 *ff*
  - technology 21 *ff*
  - transistor, npn 23
- BILBO 355-57
- bipolar npn transistor
  - comparison with MOS transistors 53
  - transconductance 52
- body effect 34, 35
- Boltzmann's constant  $k$  34
- bounding box concept 205, 207 *ff*
- buffer, super 110-11
- bus arrangements 186 *ff*
  - precharged arrangement 186
- CAD (Computer-Aided Design) 324-32
- Caltech Intermediate Form 319-23
- capacitance
  - area 99, 308
  - calculations 100-2
  - MOS circuit model 50

- peripheral 117-18, 308
- standard unit  $\square C_g$  100, 309
- wiring 116
- capacitive load driving 107-14
- carry look-ahead adders 233 *ff*
- cell, design *see* mask layouts
- channel length modulation 331
- charge
  - electron, on 34
  - gate to channel  $Q_c$  30
  - precharged bus 186-87
  - storage-based dynamic shift register 183
  - storage-based register 182
  - storage on  $C_g$  181
- CIF (Caltech Intermediate Form) 319-23
- circuit extractor *see* CAD
- circuit simulator *see* CAD
- clock, two-phase 176 *ff*
- clock asymmetric 305, 306
- clock generator 179, 180
- CMOS
  - design projects 362-405
  - design style 68-72
  - fabrication 15-19
  - inverter 47 *ff*
  - latch-up 57
  - submicron technology 406, 407
- color
  - layers, coding of 62-67 Color plates 1 (a)-(d)
- crossbar switch 204
- current
  - limitations 189-90
  - $I_{ds}$  versus  $V_{ds}$  relationship
    - (Ga As) 435-440
    - (MOS) in saturation 32
    - (MOS) non-saturated 30-32
    - (Si) 29 *ff*
- D flip-flop 273
- data path, 4-bit 199 *ff*
- data selectors (multiplexers) 171 *ff*
- decoder 277
- delay
  - in long polysilicon wires 115-16
  - pass transistor chains, in 114-15, 309-11
  - through inverters 104-7
- delay unit  $\tau$  102-4
- design
  - ALU 212-25
  - bus arbitration logic 167-71
  - $\partial$ latch 396 *ff*
  - 4-bit arithmetic processor 199 *ff*
  - 4-bit shifter, of 203-7
  - 4-line Gray/binary code converter 175-76
  - ground rules for 307-315
  - guidelines 311 *ff*
  - incrementer/decrementer 363-66
  - L/R shift register, serial/parallel 367-71
  - n-bit comparator 372-81
  - parameters 307-9
  - parity generator 165-67
  - process 211 *ff*, 313-15
    - observations on 211
  - regularity 211-12
  - style 316-18
  - testability, for 341-49
  - 2-phase clock generator 381 *ff*
- design rules 72 *ff*, Appendix B 475-79
- checkers *see* CAD
- CMOS 73-83
- GaAs 458-63
- nMOS 73-78
- Orbit
  - 2  $\mu$ m double metal/double poly. CMOS/BiCMOS 83-88 and Colorplates 3-6
  - 1.2  $\mu$ m double metal/single poly. CMOS 84, Appendix B 475-79
- design style
  - CMOS 68-72
  - GaAs 453 *ff*
    - symbolic 463-64
  - nMOS 67-68
- design tools 324-32
- device parameters
  - silicon 96-104, 307-9
- diffusion
  - area capacitance 99
  - peripheral capacitance 117
  - sheet resistance  $R_s$  95-96
- dissipation
  - power, BiCMOS 188-89
  - power, CMOS 188-89
- double metal process
  - design rules 83-88, Appendix B 475-79
- double polysilicon process 83-88
- drivers for large capacitive load 107-14
- dynamic storage
  - elements 182
  - 4-bit shift register 183
  - on  $C_g$  181 *ff*
- electrical
  - MOS parameters 96-106, 307-9
  - Orbit parameters
    - 1.2  $\mu$ m process Appendix B 474-81
    - 2  $\mu$ m process Appendix A 470-73

- electron
  - charge 34
- Exclusive-Or gate 177
- exercises 60, 92, 120–22, 192–95, 209, 254, 283–84, 468–69
- fabrication
  - CMOS 15–17
  - GaAs MESFET 428–31
  - nMOS 10–15
- figure of merit 37
- flip-flop
  - D type 273
  - JK type 269
    - ASM chart for 270
- floorplan
  - 4-bit processor 202, 294, 297–99
- 4-bit adder 213 *ff*
  - design of 213–223
  - element for, *see* adder, element
- 4-bit shifter
  - design of 203–7
- 4 × 4-bit register array 274 *ff*
  - selection and control 276–78
- gallium arsenide (GaAs) 406–69
  - CE-JFET 433–34
    - comparison with other technologies 416
    - crystal structure 408–10
    - DCFL 446–47
    - device modeling and performance estimation 435 *ff*
    - E-JFET 431–33
    - HEMT 434–35
    - MESFET 418 *ff*
      - design methodology 451
      - design rules 458–63
      - logic voltage swing 445–46
      - ring notation 453 *ff*
      - transconductance and output conductance 442
      - transfer characteristics 440
  - general logic function block 174
  - ground rules for design 307–15
- HEMT 434–35
- Hochet, Dr B. 228
- I/O pads 298–302
- $I_{ds}$  versus  $V_{ds}$  relationship
  - (Si) 29 *ff*
  - (GaAs) 435
- incrementer/decrementer design (CMOS) 363–67
- Integrated Silicon Design Pty Ltd (ISD) software 326 *ff*
- interlayer capacitance 117
- inverter
  - alternative pull-ups 45–47
  - BiCMOS 54 *ff*
  - CMOS 47 *ff*
  - nMOS 38 *ff*
  - noise margins 292–94
  - optimization (nMOS and CMOS) 287–92
  - pseudo-nMOS 159–61
    - p.u./p.d. ratio nMOS 40–45
    - p.u./p.d. ratio pseudo-nMOS 160
  - threshold voltage  $V_{inv}$  40 *ff*
  - transfer characteristic (CMOS) 51
  - (nMOS) 40
- JK flip-flops 269
- lambda 73 *ff*
- latch-up
  - BiCMOS 59
  - CMOS 57
- layer representation (GaAs) 451–53
- layers (Si) 62 *ff*
  - choice of 118–19
  - encoding 63–66
    - Color plates 1(a)–(d)
- layout diagrams *see* Mask layouts
- layout style (GaAs) 453
- length to width ratio 40 *ff*
- logic
  - other forms of CMOS 159 *ff*
  - pseudo-nMOS 159–61
  - switch arrangements 148–49
- mask encoding 63 *ff*
- mask layouts
  - barrel-shifter cell 206, 296
  - clock generator 386, 389, 392
  - comparator cell 380
  - latch* 402
  - 4-way multiplexer (Transmission gate) Color plate 11
- inverters
  - CMOS 220, Color plate 2
  - nMOS 152, 219
- memory cell
  - CMOS static 280
  - nMOS pseudo-static 265
  - one-transistor 262
  - three-transistor 259–61



- multiplexer
  - cells 218
  - four-way n-type 172, Color plate 10
- Nand gate, 2I/P BiCMOS 154, Color plate 8(a)
- Nor gate
  - 3I/P nMOS Color plate 9(a)
  - 2I/P BiCMOS 158, Color plate 8(b)
  - 2I/P CMOS Color plate 9(b)
  - 2I/P nMOS 89
- shift register cells 89, 91, 185, Color plate 7
- two-phase clock generator (BiCMOS)
  - Color plate 12
- Xor gate 177
- memory arrays 273
  - 4 × 4-bit register 274–78
  - floor plan 275–76
  - RAM arrays 278–82
- memory cells *see* mask layouts
  - CMOS dynamic and static 266–69
  - refresh 306
- MESFET-based design 451 *ff*
  - layer connections 456–58
  - layer representation 451–53
  - layout style 453
- Moore's law 3
- multiplexers 171 *ff*
  - general logic function block 174
- multipliers 240
- Nand gates 150 *ff*
- Nor gates 156 *ff*
- observability 334
- optimization of inverters 287–292
- Osseiran, Dr A. 334
- pads I/O 298–301
  - geometry 87, Color plate 5
- parallel multiplier 242 *ff*
- parity generator design example 165–67
- pass transistor 38 *ff*
  - cascaded delay 114–15
  - logic 149
  - properties 150
- periodic table groups 410
- peripheral capacitance 117–18
- permittivity  $\epsilon$  30 *ff*
- pinch off
  - pMOS transistor 8 *ff*
- PLA 176, 482–86
- polysilicon long wire delay 115–16
- power dissipation
  - CMOS and BiCMOS 188–89
  - nMOS 128
  - power rails, current limitations 189–90
  - priority encoder, example 167–71
  - propagation delay, basic unit  $\tau$  102 *ff*
  - pull-up, alternative forms 45
  - pull-up/pull-down ratios 42 *ff*
- RAM *see* memory arrays
- ratio calculation, inverters 40–45, 159–60
- Recursive decomposition, multiplication 251–53
- regularity 211–12
- resistance, of layers 96 *ff*
- ring notation (GaAs design) 453 *ff*
- saturated region,  $I_{ds}$  versus  $V_{ds}$  32 *ff*
- saturation 10 *ff*
- Schottky barrier diode 420 *ff*
- sheet resistance ( $R_s$ ) 95–98
  - typical values 96, 308
- shift register 183, 257, 367, *see also* mask layouts
- shifter, 4-bit, barrel 203–7
- signature analysis 354 *ff*
- silicide layer 96
- simulations
  - clock generator 387–95
  - comparator cells 382–83
  - d latch 403–4
  - 4-bit shift register 374
  - 2-bit incrementer/decrementer 368
  - Xor gate 178
- simulators 324 *ff*
- speed, power product 4 *ff*
- standard units
  - $\square C_g$  *see* capacitance, standard unit
  - $R_s$  *see* sheet resistance
  - $\tau$  *see* delay unit
- stick diagrams 62 *ff*
- storage *see* memory arrays
- strategy, interconnection 200 *ff*
- structured design 198 *ff*
- submicron CMOS 406–7
- super buffers 110–11
- switch crossbar 204
- symbolic design (as in GaAs) 463
- system
  - timing considerations 257
- thermal aspects of processing 19
- threshold voltage  $V_t$  33–35
- transconductance  $g_m$  35–37, 52–53

- transfer characteristics
  - inverter 40, 51
  - MESFET (GaAs) 440
- transistor
  - BiCMOS 22 *ff*
  - MOS 6 *ff*
- transmission gate 148 *ff*
  - properties 150
- Trivedi, Prof. K. S. 287
- tutorial exercises 60, 92-93, 120-22, 192-95, 209, 254, 283-84, 468-69
- two-phase clock 176 *ff*
- velocity of electrons 30 *ff*
- velocity saturation 332
- $V_{inv}$  40 *ff*
- $V_i$  9, 33 *ff*
- Wallace tree multiplier 251 *ff*
- wiring
  - capacitance 116 *ff*
  - choice of layer 118
  - rules for 119
- yield 317

COLOR	STICK ENCODING	LAYERS	MASK LAYOUT ENCODING	CIF LAYER
GREEN		n-diffusion (n <sup>+</sup> active) Thinox*	 *Thinox = n-diff. + transistor channels	ND
RED		Polysilicon		NP
BLUE		Metal 1		NM
BLACK		Contact cut		NC
	NOT APPLICABLE	Overglass		NG
		Implant		NI
nMOS ONLY BROWN		Buried contact		NB
FEATURE	FEATURE (STICK)	FEATURE (SYMBOL)	FEATURE (MASK)	
n-type enhancement mode transistor				
Transistor length to width ratio L:W should be shown.				
n-type depletion mode transistor nMOS only				
Source, drain and gate labelling will not normally be shown.				


**Color plate 1(a)** Encodings for a simple single metal nMOS process. (See Figure 3-1(a) for nMOS monochrome encoding details.)

COLOR	STICK ENCODING	LAYERS	MASK LAYOUT ENCODING	OFF LAYER	
GREEN		n-diffusion (n <sup>+</sup> active) Thin <sup>ox</sup> *		CAA or CNA	
RED		Polysilicon		Encoding as in Color plate 1(a)	OFF
BLUE		Metal 1			CMF
BLACK		Contact cut			CC
GRAY		Overglass			COG
YELLOW (STICK)		p-diffusion (p <sup>+</sup> active)		CAA or CPA	
YELLOW	Not shown on diagram	p <sup>+</sup> mask		CPP	
DARK BLUE OR PURPLE		Metal 2		OMS	
BLACK		VIA		CVA	
BROWN		p-well		CPW	
BLACK		V <sub>DD</sub> or V <sub>SS</sub> contact		CC	
FEATURE	FEATURE (STICK)	FEATURE (SYMBOL)	FEATURE (MASK)		
n-type enhancement mode transistor (as in Color plate 1(a))					
Transistor length to width ratio: L:W may be shown.					
p-type enhancement mode transistor					
Note: p-type transistors are placed above and n-type below the demarcation line					

**Color plate 1(b)** Color encodings for a double metal CMOS p-well process. The same well encoding and demarcation line is used for an n-well process. For a p-well process, the n features are in the well. For an n-well process, the p features are in the well. (See Figure 3-1(b) for CMOS monochrome encoding details.)






COLOR	STICK ENCODING	LAYERS	MASK LAYOUT ENCODING	CIF LAYER
ORANGE		Polysilicon 2		CPS
PINK	Not separately encoded	Bipolar npn transistor p-base of bipolar npn transistor	See Color plate 6 also Figure 3.13(f)	Not applicable
PALE GREEN	Not separately encoded	Buried collector of bipolar npn transistor	n-well 	CCA
FEATURE	FEATURE (STICK)	FEATURE (SYMBOL)	FEATURE (MASK)	
n-type enhancement poly. 2 transistor.				
Transistor length to width ratio L:W may be shown.				
p-type enhancement poly. 2 transistor				
Note: p-type transistors are placed above and n-type below the demarcation line				
npn bipolar transistor			See Figure 3.13(f) and Color plate 6	

**Color plate 1(c)** Additional encodings for a double metal double poly. BiCMOS n-well process. The same well encoding and demarcation line as in Figure 3-1(b) is used for an n-well process. For a p-well process, the n features are in the well. (See Color plate 9 for additional BiCMOS color encoding details and see Figure 3-1(c) for monochrome encoding details.)



**Color plate 1(d)** Color stick diagram examples. (See Figure 3-1(d) Monochrome stick diagrams and simple symbolic encoding.)


CMOS inverter I/P & O/P on polysilico:



Color plate 2 Example layout encodings



Design rules for wires (interconnects) (ORBIT 2  $\mu$ m CMOS)




Otherwise poly. 2 must not be coincident with poly. 1

Note: Where no separation is specified, wires may overlap or cross (e.g. metal may cross any layer). For p-well CMOS, n-diff. wires can only exist inside and p-diff. wires outside p-well. For n-well CMOS, p-diff. wires can only exist inside and n-diff. wires outside n-well.

Avoid coincident edges where metal 1 and metal 2 runs follow the same path for > 25  $\mu$ m length (underlap metal 1 edges by 0.8  $\mu$ m).

Transistor related design rules (ORBIT 2  $\mu$ m CMOS)




Color plate 3 ORBIT<sup>TM</sup> 2  $\mu$ m design rules (a) (b)






Rules for contacts and vias (ORBIT 2  $\mu\text{m}$  CMOS)




1. Metal 1 to poly. 1 or poly. 2




2. Metal 1 to n<sup>+</sup> or p<sup>+</sup> active (diff.)



3. Multiple contact cuts




5. Vias from metal 2 to metal 1 and thence to other layers




Note that vias must not be placed over contacts.

rules for n-well and  $V_{DD}$  and  $V_{SS}$  contacts (ORBIT 2  $\mu\text{m}$  CMOS process)



Rules for pad and overglass geometry (ORBIT 2  $\mu\text{m}$  CMOS)





Other rules and encodings:


- Via overlap of pad 2  $\mu\text{m}$
- Pad to active separation 20  $\mu\text{m}$  minimum
- Color encoding for overglass mask ... gray.

Special rules for BiCMOS transistors (ORBIT 2  $\mu\text{m}$  CMOS)

Note: For clarity, layers have not been drawn transparent. Note that BCCD underlies the entire area and the p-base underlies all within its boundary.




Cross-section through npn transistor (ORBIT 2  $\mu\text{m}$  BiCMOS)



Note that the transistors a and b also c and d have been merged in the mask layout.



(a) Symbolic diagram

Bounding box





(b) Derived mask layout


Symbolic diagram






Color plate 8(a) A BiCMOS 2 input *nand* gate





Color plate 8(b) A BiCMOS 2 input *nor* gate



(Source of inputs assumed as shown in stick diagram)




Color plate 9 (a) Three input nMOS nor gate; (b) two input CMOS (p-well) nor gate




Color plate 10 n-type pass transistor based 4-way MUX






Note that the n and p switch networks are identical—each comprising 6 minimum size contact/transistor structures plus 1 long double transistor switch.



Color plate 11 CMOS transmission gate based 4-way MUX



**Color plate 12** Mask layout for two-phase (and complements) clock generator (see Figure 5-34)