## 3 Fabrication and Design Rules

Following the circuit design, the next level down in the structured design hierarchy is that of geometric layout. This is the specification of the geometric patterns required for each level of the fabrication process, so that when the shapes are superimposed they perform the desired circuit function.

The minimum size of a shape allowed on a layer and its relation to shapes on other levels are given by a set of design rules for the process. These rules ensure that the layout is within the capabilities of the fabrication process and that the designer does not inadvertently introduce additional unwanted features into the circuit such as parasitic transistors, short circuits or capacitances!

Since the basis for the design rules and the function of the shapes at each level of the process require an appreciation of the fabrication process, the principal stages in MOS processing will be considered first.

### 3.1 The MOS Process

Integrated circuits are manufactured on a wafer of silicon having many thip positions; for example, a circular water of 100 mm diameter can accommodate of the order of $1506 \mathrm{~mm} \times 6 \mathrm{~mm}$ chips. The fabrication of an MOS wafer usually requires between six and eleven patterning levels. These patterns are usually generated from a computer data file containing a low level description of the user's desired geometric layout. This description is combined with other users' descriptions if more than one chip design is to be included on the wafer.

Normally each layer pattem leads to the production of a mask by photogtaphic (or electron beam) techniques. There are two types of mask. The first type allows light through the defined shapes but blocks light from passing through other areas, while the second type only allows light through areas external to the shapes; both mask types are fikely to be used during fabrication to create a pattemed level conesponding to the geometric shape or its reverse.

At each patteming level in the process, a set of similar operations has to be performed on the wafer and these are summarised in figure 3.1. First of all, new material is formed on or in the surface of the wafer (tigure 3.1a). Here, 2 controlled amount of material is introduced as a surface coating. This is usually by means of evaporation, of by means of thermal growth where suizable gases flow over the wafer at high temperature, or by means of ion implaniztion where
charged impurity atoms are injected by firing them at the wafer surface. A further stage may be required where the wafer is heated to 'drive-in' a dopant to the required depth.

The next operation is to define the desired layer pattern in the grown material. The entire wafer is covered with photoresist which is a light-sensitive liquid film. The photoresist is exposed to ultra-violet light through the appropriate mask (figure 3.1b). Either positive or negative resist can be used, and figure 3.1 c shows negative resist where areas exposed to the light are hardened; positive resist has the opposite effect.

Unhardened photoresist is removed by a solvent, exposing the underlying material in these regions-This material is now etched away, as shown in. figure 3.1d; the hardened photoresist protects its underlying material from the etch. Finally, the hardened photoresist is removed by etching to leave the desired pattern (figure 3.1e).
(a)


Figure.3.1 MOS processing: (a) material growith, (b) layer patterning. (c) removal of unexposed resist, (d) oxide etch, (c) final layer pattern

The mask-making stage can be dispensed with by directly 'writing' the desired layer pattem on to the wafer. However, at the present time, the cost of the equipment needed to produce fint geometrical lines using this technique is too expensive for it to be in widespread use.

### 3.2 NMOS Frocessing

The fabricstion process is most easily understood by considering the implementation of a simple circuit, and figure 3.2 shows the geometric fayout at each level of an NMOS inverter with a depletion load; the layout obeys the process's design rules.

A transistof gate is formed wherever polysiticon crosses diffusion (semiconductor) with oxide between these layers. This leads to transistert at these points since diffusion regions surrounding the gate areas are doped with an $\mathrm{n}^{+}$ impurity and thus form the transistor drains and sources. A depletion implant surrounds the NMOS depletion transistor and this patterning level is used to altet the device's threshold so that a depletion transistor rather than an enhancement device is formed.

It will be seen from figure 3.2 that there are thee pointi at which polysilicon crosses diffusion and that the middle point is surrounded by a buried contace.

* This buried contact removes the oxide between the polysilicon and diffusion so that these two conducting materials contact one another; it should be noted that no lransistor is formed here because the oxide has been removed. This polysilicon-to-diffusion connection effects the gatesto-source connection of the depletion trànsistot.

The 5 V and 0 V power lincs are implemented in metal because of its very low resistence. The 5 V metal line connects to the drain of the depletionstransistor and the 0 V to the source of the entarcement device tria contact cuts. These contact cuts are holes-down to the diffusion level so-thet metal can flow into the hole, thereby allowing metal and diffusion to contact.

Figure 3.3 outlines the principles of NMOS processing as it series of crosssections along the arrowed centre tine shown in figure 3.2. Wi wilfe appreciated that, in practice, the process is more complex and that the exact sequence of operations depends upon the particular process.

The starting material of the wafer is a fightly doped p-type silicon substrate (figure 3.3a). Mask 1 defines at diffusion regions, called active areas; these include all tiansistor areas (source, gate and drain) plus any diffusion lines used to interconnect circuits. Areas external to the active regions are covered with a thick isolating oxide (figure 3.3b).

Mosk 2 defines the depletion implant regions. The areas defined by this mask
 masked p-type implant and drive-in which sets the depletiop and enhancement. thresholds throughout the active regions. The field oxide prevents penetration in the isolation areas.

Fifire 3.2 Geometrichayout of an NMOS itverter with a deplication bat 3
(a)

(b)


Field oxide
(c)

(0)

(e)

(1)

(h)

0.


Figure 3.3 NMOS processing: (a) starting material, (b) activeregion definition
1

- mask 1. (c) thershold implants -mask 2. (d) buried contact area
- mask 3. (e) polysilicon definition - mask 4, (0) source and drain diffusion, (g) contact cuts -mask 5, (h) metal definition -mask 6.
(i) final cross-section of NMOS inverter

The entire wafer surficie it covered with a thin liyer of (gate) oxide and mask 3, the buried contact mask, defines regions where the oxide is to be removed (figuretigid). The surface is now covered whth polysilicon and mask 4 specifies the arets where polysilicon is to remain. This incfudes all gate areas, all polysilicon to diffusion connections and efif polysilicon fnterconnections (figure 3.3e).

An unmasked $\mathrm{n}^{+}$diffusjon now defines the source and drain regions (figure 3.30). Note that, since the edges of the gate define the start of the transistor's source and drain; these features are self-aligated relative to the position of the gate. The wafer surface is covered with an oxide which will insulale the poly. silicon and diffusion from the rthetaliayer. The wafer is heated to provide a smooth surface and to drive-in the $n^{4}$ regions.

Mask 5 defines the contact cuts in this insulating oxide where metal is to be confiected to diffusion or polysilicon (figure 3.38). The wafer is covered with iluminiung and mask 6 specifies regions where the: aluminium is to remain; this inctudes all "metal interconnections and all metal to diffusion and polysilicon conntctions (figure 3.3h).

An oxide overlay is grown to protect the surface (figure 3.3i). Mask 7 defines the areas where the overlay is etched away to allow contact between the aluminium of the input and output pads of the chip ond external circuitry.

### 3.3 The CMOS Process

Here there are two approaches. Either the starting material of the substrate is n-type, in which case a p-type well is made for the fabrication of the NMOS device, or the starting material is p-type and an $n$ well is created in which a PMOS device 1 made. In the past, the former method was chosen as it was easier to form a p-well than an n-well (as the n-type substrate neteded to be less heavily doped than the petype substrate). However, the emphasis is now on an n-welt process as this allows acombination of NMOS and CMOS devices to be more efferiently fabricated on the stame wafer or within the same chip:

Figure 3.4 shows the cross sectionalstructure of an nwell CMOS inverter. The well thas to be connected to thempos positive valtage avaliable so that the pn junctions of the PMOSTdevice are always reversebiased. Figure 3.4 shows the 5 V Int connectiof to both the $\mathrm{P}^{+}$diffusign, forming the source of the PMOS transistor, and elso to the ar-well via an $a^{*}$ diffision. Similurly, the p-type substrate (via a $P^{+}$diffusion) tind the source of the NMOS device are connected ty themostregetive mailabevoltase - that is; of a local connection to 0 V for the substrue is and - within the eng
 depletion implant and buned contact masks required for the NMOS process are not required. CMOS tabsegtion requires the definition of the n-well areas in
addition to differentiation between active regions to be doped $\mathrm{p}^{*}$ and $\mathrm{n}^{*}$; this makes CMOS fabrication more complex than NMOS. Tispowes and OV connections to the CMOS inverter are nomally effected Whetbuting contacts as shown in the layout and it can be seen that here the mettitionnects a region of $\mathrm{n}^{+}$diffusion to an adjacent $\mathrm{p}^{+}$diffusion area. This method of connecting the rails is preferred as it minimises the silicon area occupied.

ep-type sbrtate

Figure 3.4 Final cross-section of a CMOS intrerter

The starting material for the CMOS process is a p-typer wostrate. The area defined by mask 1 is converted to n-type and formis thamell for the PMOS devices. Mask 2 defines at the diffusion regionil for the PMOS and NMOS devices and any diffusion interconnections. Regions extemal to whese active -areas are covered with an isolating field oxide. Mesk 3 mingunds the n-well area and the fegions extemal to it are subjected to a threitholditinhant.

Surface oxidisation with thin layer of oxide is foldored by coating the wafer surface with polysilicon. Mask 4 defines where the folysilicon and underlying gate oxide are to remain. A $\mathbf{p}^{+}$diffusion wsing magk $\$$ defines the source and drain regions of the PMOS devices and the substrite eonnection area. An $n^{+}$diffusion using the reverse of mask $S$ now deffes the sapice and drain refions of NMOS devices and the n-well connection area. Notethat again a device's ' source and drain areas are self-atigned with respect to the gatie.

The remaining processing is very similar to that for NMOS. Isolation oxide is grown over the wafer and mask 6 defines the potition of contact cuts. The surface is covered with aluminiom and mask 7 defines whaee metal is to remain. Finally, the surface is covered with an overlay oxide and mask 8 defines the contact cuts in the oveslay for the input and output pad positions. The final cross-section of the inverter, corresponding to the arrowed line on the layout. is shown in figure 3.4.

+: Figure 3.5 Geometric layout of a CMOS inverter

### 3.4 Yield

The successifil fabrication of a chip to the user's specification depends upon the accurate control of thê niany operatjons within the process. If also defpends
upon factors such as imperfections in gases and materials used, and mis-alignment of masks causing mis-registration between the patterning layers. Processing faults normally cause unwanted short circuits between layers or cause open circuits owing to breaks in the conducting layers or poor contact between them; such faults make the design function in a different manner to that expected.

Process control is monitored by parametric test circuits on the wafer. These are normally impiemented by placing test chips, called drop-ins, at random chip positions on the wafer or by allocating some area on each chip design for a test circuit; the former method is preferable as the user does not lose valuable silicon area. After processing, these test areas are exercised and their electrical parameters observed. For example, device threshold voltages, $\epsilon \mu_{n} / D$, resistances, capacitances and test circuit speeds might be monitored.

Wafers which have a reasonable percentage of test circuits satisfying the specified processing tolerances for the fabrication line are suitable for functional testing. The wafer is either cut (scribed) and a selection of chips from random points on the wafer, are packaged for the user to evaluate, or the wafer is tested prior to scribing so that only working chips are packaged and given to the user. Clearly, testing prior to packaging is preferable although it involves the use of specialised test equipment.

It is hardly surprising, in view of the complexity of fabrication, that the percentage of functionally working circuits on a wafer (called the 'yield') is not high and that a yield of 30 per cent is considered to be good. It should also be noted that, in general, the greater the siticon area occupied by a design, the smaller the resulting yield, and for large designs this factor should be taken into consideration at the system design stage when error detection; correction or failsafe strategies are determined.

### 3.5 Electrical Parameters

Each process has parameter values associated with the particular line. These include not only figures for the transistor parameters but also values for the resistance and capacitance of the conducting layers. The parameter values are directly related to the system performance and circuit design. Table 3.1 shows typical values for a process with a $6 \mu \mathrm{~m}$ minimum line width.

The transistor parameters allow the user to calculate transistor aspect ratios and several examples of their use have been given in chapter 2 . The capacitance values combined with the geometric layout enable the approximate magnitude of the capacitance at any point in a circuit to be estimated; these can subsequently be used in circuit simulation to determine the speed of operation.

For example, consider the layout of the NMOS inverter in figure 3.2. The input capacitance $C_{i n}$ of the inverter is the gate capacitance $C_{\text {pite }}$ of the enhancement transistor plus the capacitance $C_{\text {poly }}$ of the other polysilicon driven by the input. If figure 3.2 is drawn to a scale of $3 \mu \mathrm{~m}$ per division (that is, $9 \mu \mathrm{~m}^{2}$ per

Table 3.1 Typical process parameters for a $6 \mu \mathrm{~m}$ line

square) corresponding to a minimum line width of $6 \mu \mathrm{~m}$, then the gate area attached to $V_{\text {in }}$ ts $108 \mu^{2}(6 \mu \mathrm{~m} \times 18 \mu \mathrm{~m})$ and the remaining polysilicon atso occupies $108 \mu \mathrm{~m}^{2} \mathrm{~m} \mathrm{seg}^{0}$.

$$
C_{\text {DCe }}=10,6 \mathrm{Q} 0004 \mathrm{pF}=0.043 \mathrm{pF}
$$

and

$$
C_{\text {poly }}=108 \times 0.00005 \mathrm{pF}=0.005 \mathrm{pF}
$$

giving an input capacitance, $C_{n}$, of the order of 0.05 pF
To calculate the output capacitance of the inverter, it is necessary to evaluate the capacitance of alt features electrically connected to $V_{\text {out }}$. Thus $C_{\text {out }}$ comprises the gate capactuance of the depletion transistor, $C_{\text {gate }}$, plus the capacitance: of the remaining polysilicon connected to $V_{\text {ous }}$ (including the buried congact area), $C_{\text {porr: }}$ plus the capacitance of the diffusion between the driver and load transisiors, $C_{\text {dry }}$. Using the layout to give the number of squares relerant tq each term

$$
\begin{aligned}
& C_{\text {put }}=8 \times 9 \times 0.0004 \mathrm{pF}=0.029 \mathrm{pF} \\
& C_{\text {poly }}=48 \times 9 \times 0.00005 \mathrm{pF}=0.022 \mathrm{pF}
\end{aligned}
$$

$$
C_{\text {diff }}=24 \times 9 \times 0.00013 \mathrm{pF}=0.028 \mathrm{pF}
$$

giving a total $C_{\text {out }}$ of 0.08 pF . It should be appreciated that this is only an approximation, as capacitance parameters have a wide tolerance (typically $\pm 15$ per cent) and are voltage dependent. In addition, secondary effects such as the gate-drain capacitance of the pull-down transistor contribute to $\boldsymbol{C}_{\text {out }}$ so that a value of about 0.1 pF is more realistic.

The resistance of a conducting material of constant depth is proportional to its length/width and is therefore measured in ohms per square since the resistance is independent of the size of the square. The resistance values for the process when combined with the capacitance figures determine the effect of interconnecting signals between a circuit output and input.

For example, consider an interconnection of length $L \mu \mathrm{~m}$ and width $W_{\mu m}$ having a resistance of $R \Omega /$ square and a capacitance of $C \mathrm{pF} / \mu \mathrm{m}^{2}$. The line resistance $R_{j}$ is $L R / W \Omega$ and the line capacitance $C_{i}$ is $L W C$ pF. The line delay $R_{i} C_{\mathrm{j}}$ is therefore $L^{2} C R / 1000$ ns.

In a $6 \mathrm{~mm} \times 6 \mathrm{~mm}$ silicon chip, the maximum line length arises between two diagonally opposite comers of the chip. Assuming only vertical and horizontal connections are allowed, the maximum line length is 12 mm . Using the above formula for the line delay with the capacitance and average resistance values given for polysilicon, diffusion and metal, the delay down a 12 mm line is about 360 ns for a polysilicon interconnection, 187 ns for a diffusion line and only 0.13 ns for a metal line.

Thus the delay down diffusion and polysilicon lines can be very significant. Often, an output is connected to more than one gate input and if these inputs are spaced along the output line then there will be a time difference between the arival of the output signal at the different inputs. The reader should be aware that this timing difference or skew can be considerable for polysilicon and diffusion lines.

It is clearly advantageous to have as many long interconnections as possible in metal and otherwise to use diffusion. However, most circuit inputs (and outputs in NMOS) are in polysilicon. This, combined with the problem of interconnecting many points and the availability of only a single metal layer, imposes a different routing scheme. As a result, it is normal practice to run metal lines in one direction, say vertically, and to place polysiticon or diffusion interconnections at right angles to this - that is, horizontally.

Where long lines in polysilicon or diffusion are unavoidable, the tine delay can be significantly reduced by inserting gates in the signal path since the delay is proportional to the square of the line length. For example, a gate placed halfway down a 12 mm polysilicon tine reduces the delay to $180 \mathrm{~ns}(90 \mathrm{~ns}$ for each 6 mm section).

It should be noted that two layers of metal would greatly ease the problem of delays down lines; unfortunately. this is not at present generally available for full custiom design.

### 3.6 Scaling

Electrical parameters relating to $6 \mu \mathrm{~m}$ process have been presented. These results can also be used to estimate the characteristics of finer geometry processes by scaling features. The effects of scaling are most easily considered by assuming that all geometric dimensions (horizontal and vertical) and voltages are reduced by a constant factor $a$. Thus

$$
\text { new width } W^{\prime}=\frac{\text { old width }}{\text { scale factor }}=\frac{w}{a}
$$

new lengit $L^{\prime}=L / a$
new thickness $D^{\prime}=D / a$
new supply voltage $V_{p}^{\prime}=V_{p} / a$
and
new enhancement device threshold $V_{\text {te }}^{*}=V_{\text {te }} / a$
Applying the current equation (2.3) to a scaled transistor, its saturation current $f^{\prime \prime}$ is

$$
f^{\prime}=\frac{\epsilon \mu_{\mathrm{p}} W^{\prime}}{2 L^{\prime} D^{\prime}} \quad\left(V_{\mathrm{R}}^{\prime}-V_{\mathrm{t}}^{\prime}\right)^{2}=\frac{I}{a}
$$

Thus the current per transistor decreases by a factor a. However, since a factor of $a^{3}$ mose scaled devices can be placed on a similar sized chip, the current drawn from the supply increases by a factor $a$. The scaled supply voltage is $V_{p}^{\prime} / a$, so that the power supplied to $a$ similar sized chip is unaltered by scaling.

Circuit capacitances ate reduced by a factor a since

$$
C^{\prime}=\frac{L^{\prime} w^{\prime}}{D^{\prime}}=\frac{C}{L}
$$

Relating this to the gate delay of the scaled circuit

$$
\text { gate delay' } \propto \frac{C^{\prime} \text { owl }}{W^{\prime} / L^{\prime}}
$$

Hence

$$
\text { gate delay' }=\frac{\text { gate delay }}{t}
$$

and the gate speed is increzsed by a factor a. Now the gate power is

$$
V_{0}^{\prime} I^{\prime}=\frac{V_{v} t}{a^{2}}
$$

so the speed-power product is

$$
\text { speed-power product }{ }^{\prime}=\text { gate delay } V_{p}^{\prime} I^{\prime}=\frac{\text { speed-power product }}{a^{3}}
$$

It can be seen that, apart from the increase in current density on the chip, the other effects of seducing features and voltages are all advantageous. However, another unwanted effect arises when considering the delay down lines interconnecting gates. Here the length does not scale as the chip is assumed to be of similar ares. Hence line lengths will remain constant. (Indeed lengths wre likely to increase as improvements in the technology allow increased chip sizes.)

Assuming an interconnection length $L$, the line capacitance remains the same since

$$
C_{\mathrm{i}}^{*}=\frac{d L \boldsymbol{w}^{\prime}}{D^{\prime}}=C_{\mathrm{i}}
$$

but the line resistance $R_{\mathrm{i}}$ scales up by a factor $a^{2}$ as

$$
R_{i}^{\prime} \propto \frac{L}{W^{\prime} T^{\prime}}
$$

where $T^{\prime}$ is the new conductor depth. This gives

$$
R_{i}=\sigma^{2} R_{j}
$$

The delay down an interconnection line is proportional to $\boldsymbol{R}_{\mathbf{f}}^{f} \boldsymbol{C}_{\mathrm{i}}^{\prime}$ and thus scales up by a factor $a^{2}$. Taking a 12 mm line leagth agin and a scaling factor of 10 , the delay is $36.0 \mu \mathrm{~s}$ for a polysilicon interconnection, 18.7 ges for a diffusion tine and 13 ns for a metal line. Thus delays in polysilicon and diffusion become unacceptably large and the delay down metal tines is no longer negligible. This suggests that it will not be sensible to scale all features by an identical factor.

### 3.7 Design Rules

Design rules for the geometric layout have allowed the design of silicon chips to be undertaken by those with littie electronic engineering background, since their use has removed the necessity for a detailed understanding of fabrication. Design rules also have the advantages of shortening the design process by allowing the user to translate from a circuit diagram to a layout in a relatively short time (with practice!) and of enabling the layout to be checked for violations.

The design rules have to take into account the solerances encountered during processing. Factors such as under or over etching cause features to expand of contract, while mis-regisiration of features on one layer with respect to features on another layer cause shapes to deviate from their specified position.

It is usual to specify the design rules in terms of the processing tolerance for the fabrication line, $\lambda$. $\lambda$ represents the maximum shift from the theoretical position on the layout between features on two diffesent tayess. Thus the minjmum lengit or width of a feature on any layer is $2 \lambda$ to allow for shape contrac. tion. Similarly, the separation of features on a layer is a minimum of $2 \lambda 10$ ensure adequate continuity of the intervening material. Currently values of $\lambda$ are between $1 \mu \mathrm{~m}$ and $3 \mu \mathrm{~m}$, depending on the age of the line, and it is usual to draw layouts such as those in figures 3.2 and 3.5 to a scale of $1 \lambda$ per division.

Typically, the minimum width for a polysilicon and diffusion line is $2 \lambda$. Metal lines nun over a more uneven surface than the other conducting layers and are therefore a minimum of $3 \lambda$ wide to ensure their continuity. Polysilicon lines can be spaced $2 \lambda$ apart, as can metal lines. Diffusion lines have to be spaced $3 \lambda$ apart to avoid the possibility of their associated depletion regions overlapping and conducting current.

Where a diffusion line rans parallel to a polysilicon line, the lines are sepasated by $\lambda$ to prevent the lines overlapping to form an unwanted capacitor. Metal lines can pass over both diffusion and polysilicon without electrical effect. However. because of the uneven surface for metal, it is the recommended practice to leave $\lambda$ between a metal edge and a polysilicon or diffusion line to which it is not electrically connected (that is, the metal is unrelated to the polysilicon or dif. fusion). These rules relating to the minimum width and separation of conducting lines are illustrated in figure 3.6; again, the length of each division on the diagram is $\lambda$.

A transistor is formed where polysilicon crosses diffusion with thin oxide between these layers. It should be noted that the design rules for the minimum line width of polysiticon and diffusion define a transistor gate, source and drain to have a minimum length and width of $2 \lambda$. In addition, the polysilicon of the gate extends $2 \lambda$ beyond the gate area on to the field oxide to prevent the drain and source from shorting. These rules can be observed in figures 3.5 and 3.6.

In NMOS, a depletion implant is used to Com a depletion transistor. An implant surrounding the transistor by $2 \lambda$ ensures that no part of the transistor remains in the enhancement mode. and similarly a sepatation of $2 \lambda$ from the

Febrication design and rules
get of an enhancment transistor aviods affecting this device. Implants are seprated by 2 ) to prevent them form (see figare 3.6)


Figure 3.6 Examples of the NMOS design rules

The gate and source of a deplication device are contected together to from the load in NMOS circuts. This connection can be made by a connection known as a 'butting conrtact; where metal makes contact to both the diffusion forming
the source of the depletion transistor and to the polysiticon forming this device's gate. The advantage of the buitine contact is that it removes the need for the buried contact mask and its associated processing. However, considering the cross-section of such a contsct, shown in figure 3.7, it can be seen that the metal descending the hole has a tendency to fracture at the polysilicon corner, causing an open circuit.


Figure 3.7 NMOS butting contact

For this reason, the buried contect th the preferred method of connecting diffusion to polyalieon in NHOS tectunology. As previously explained, the buried contact windows define aneas where thin oxide is to be removed so that polysilicon connects directly to diffusion. The contact area between polysilicon and diffusion must be a minimum of $2 \lambda \times 2 \lambda$ to ensure an adequate contact area and the buried contact window must surround this contact area by $\lambda$ in all directions to avoid any part of this area forming a (parasitic) transistor. Similaty, a buried contact window must be reparated from its related transistor gate by $\lambda$ to prevent the gate area from being reduced. Figure 3.2 illustrates the rules appertuining to buried contacts.

A more compact method of buried contact connection, thown in fogure 3.8, can be used where the channel lenget is long or is not critical. Here the gate length is dependent upon the alignment of the buried contact mask refative to the polysilicon and can therefore vary by $\pm \lambda$ from fis nominal value.

Metal connects to polysilicon of diffusion via contact cuts. Again the contact area must be $2 \lambda \times 2 \lambda$ to ensure an adequate contact. The metal and polysilicon or diffusion must overlap this contact area by $\lambda$ so that the two desined conductors encompass the contact area despite any mis-alignment between the conducting layers and the contace hole. Coniact holes are spaced $2 \lambda$ from any gate regions to ensure that tho contact to any part of the gate is attempted. These rules for contact cuts are shown in figures 3.2, 3.5 and 3.6. The minimum separation


Figure 3.8 Alternative buried contact connection
of holes is $2 \lambda$ to prevent holes from merging. Finally, where large areas of metal are to be connected to large areas of diffurion or polysilicon, severil contact cuts should be used; thls causes the current flow between the two layers to be more evently distributed and reduces the resistance of the bulk diffusion or polysilicon area.

The rules for CMOS layouts are similar to those for NMOS, except that the sules for depletion implants and buried contacts do not apply. The additional rules for CMOS are shown in figure 3.5 and concem the definition of the n-well area, the threshold tmplant for the two types of transistor and the definition of the source and drain regions for the PMOS and NMOS devices.

To ensure the separation of the PMOS and NMOS devices, the n-well supporting a PMOS device is spaced $6 \lambda$ from the active area (diffusion) of the NMOS transistor; this avoids any overlap of their associated depletion regions. The n-welf must completely surround the PMOS device's active area, necessitating an overlap of $2 \lambda$. The threshoid implant mask covers all $n$-wells and sarrounds the $n \cdot w e l l$ by $\lambda$. The $p^{*}$ diffusion mask defincs the aress to receive a $p^{+}$diffusion. If is thus coincident with the threshold mask surcounding the PMOS transistor but excludes the $n$-well region to be connected to the supply. In eddition, $\mathrm{g}^{+}$ diffusion is required to effect the ground connection to the substrate. This diffusion mask therefore also defines tivis substrate region, and the mask should surround the conducting material of this contact area by $\lambda$.

It will be noted from figure 3.5 that butting connections are used to connect adjacent areas of semiconductor. As usual, the contact area to each type of semiconductor is $2 \lambda \times 2 \lambda$, making a total contact area of $2 \lambda \times 4 \lambda$. Again. the conducting materials must sutround the contict area by $\lambda$ all round. Figure 3.4 shows that both semiconductor regions of the butting contact are at the same level and there is thus no likelihood of the metal fracturing as in NMOS.

Neither NMOS nor CMOS usually allow contact cuts to the gate of a transistor, because of the danger of etching away past of the gate. This represents no real restriction as a relatively large gate area would be required under the design rules to support such a connection! In fact it should be noted that contact cuts increase silicon area, as it is necessary to increase conduction widths to 4 $\lambda$ to encompass them.

In theory, the $\lambda$ convention and similar design nules aliow designs to be fabricated on many processing lines. However, in practice the requirements of individual processing lines usually differ sufficiently to require a redesign of some layers of the geometric layout. For example; a layout based on a CMOS $n$-well process cannot be directly ported to a p-well process. Similarly, an NMOS bayout using buried contacts will require some redesign to run on a process not supporting such contacts. It is therefore advisable that the user knows which fabrication line is to be used before the bayout is commenced.

### 3.8 Stick Diaprans

A direct translation of a complex circuit diagram of many transistors to a geometric layout can be difficult, and may well require a few attempts before a compact hayous complying with the design rules is oblainet. Progressing 10 a geometric byout is greally aided if the circuit is represented in stick diagram form.

The stick diagrem is a representation of the circuit in terms of the lines and connections required oa each mask level. The diagrams are drawn with the symbols (or colouns) assodisted with the different patteming layes and if, in addition, all transittor aspect ratios are specified then the stick diagram corresponds directly with the lines and connections of the layout. Thus the slick diagram of the NMOS inverter of figure $\mathbf{3 . 2}$ is shown in figure 3.9 .


Figure 3.9. Stick diagram of the NMOS inverter with a depletion load

The advantage of a stick diagram is that it altows a circuit to be translated directly and easily into a geometric layout with the aid of the design nules. Furthermore, the stick diagram can be combined with the layout nules to estimate the size of a circuit without the need to draw a full geometric layout.

For example from figure 3.9, the width of the NMOS inverter can be estimated to be $10 \lambda$, comprising $6 \lambda$ for the width of the enhancement mode transistor (since the minimum line length is $2 \lambda$ and the device's aspect ratio is $3 / 1$ ) and $2 \lambda$ on eititer side of the gate region to ensure that the device's drain and source do not short by reaching round the gate area.

Stick diagrams are a very positive aid to translating from a circuit to a layout and their use prior to the layout stage is recommended.

### 3.9 Further Reading

T. W. Griswold. 'Portable design rules for bulk CMOS', VLSJ Design, September (1982) pp. 62-7.
J. Mavor, M. A. Jack and P. B. Denyer, Intraducrion to MOS LSI Design, Addison-Wesley, 1983.
C. Mead and L. Conway, Introciuction to VLSI Systems, Addison.Westey, 1980.

## 4 MOS Logical Circuit Design

Circuit design is the realisation of the required logic for a system in terms of transistor circuits. The design objective of this stage is to produce a circuit which optimises the often confficting requirements of minimum silicon area, minimum power consumed and maximum circuit speed. In addition, the difficulty of managing the design of a large systern on a chip necessitates the adoption of repetitive, simple structures; this increases the chances of getting a working chip at the first attempt and greatly reduces the design time compared with an ad hoc approach.

### 4.1 Combiaational and Sequential Lopic

Logic design normally comprises combinational logic and memory elements. No storage is associated with combinational logic circuits. Thus the output of such a circuit can be regarded as responding to its inputs according to the logic function being performed. If the delay through the circuit from applying an input to the output responding is $T_{d}$, then the output at time $T+T_{\mathrm{d}}$ is a function of the inputs at time $T$.

There are two approaches to implementing combinational togic: these are random logic and the transistor array. In the former, a desired logic function is directly implemented as a circuit. The implementation may be a single circuit or the function may be subdivided and a (simpler) circuit designed for each part: this latier method has the advantage of producing circuits which can normally be used to realise other logic functions in the design. Thus combinational logic designed in this way tends to comprise a set of special-purpose functional cells. While such an ad hoc method tends to maximise the circuit speed, the design time is usually large compared with a more structured approach.

The alternative method of designing combinational logic is that of a transistor array. Here a two-dimensional, regular array of transistor positions is used to implement functions by placing transistors at the appropriate positions. The array is a general-putpose circuit whose structure is simple as well as regular. The design time can therefore be short and such a technique is highly suited to, Computer Aided Computer Design (CACD) assistance.

A memory element output is a function of its inputs and sometimes its output at a previous time. The two main methods for implementing such devices are
static and dynamic circuits. Siorage elements based upon a static technique rely. on reedback to maintain the output state (indefinitely) until it is altered. Dynamic circuits store states as charge upon a capacitor and since charge can leak from the capacitor, the data has to be periodically refreshed.

New data is normally entered into a memory element when a timing pulse or clock is applied to it. The timing strategy is usually determined at the system level and cleary the use of dynamic circuits imposes a minimum frequency on the system. Despite the need to refresh data and the fact that the clock-driving citcuits for dynamic elements tend :o be more complex than those for static circuits because of loading considerations, dynamic elements have the advantage that they use fewer transistors per memory bit, occupy less silicon aren and consume less power than a static circuit. For this reason, both static and dynamic elements are used in a system, depending upon the application.

This chapter examines how the fundamental circuits of chapter 2 can be developed to implement combinational and memory functions using the techniques outlined in this section.

### 4.2 Random Logic

Any system can be constructed from nand ot nor gates and figure 4.1 depicts a two-input nand gate in terms of voitage-controlled switches. Here, a high level on $A$ and $B$ closes switches $S 1$ and $S 2$, causing $V_{\text {out }}$ to be connected so 0 V . If either $\mathbf{A}$ or B or both are low, then cither S 1 or $\$ 2$ or both switches are open and there is no connection between $V_{\text {out }}$ and $0 V$; no current flows in the load and thus $V_{\text {out }}$ is high at $S V$.

Figure 4.16 shows the realisation of this nand gate in NMOS technology. A high level on $A$ and $B$ tums T1 and T2 on and the ousput level depends on the aspect ratios chosen for the transistors. Logic families are usually based upon a standard basic circuit so that the different functions of the family have the same output characteristics, such as output voliage leveis and current capability. If this convention is adopted for NMOS logic and functions are designed to display similar output features to those of the NMOS inverter of section 2.9, then the nand gate has a low level output voltage of 0.3 V and a pull-up transistor aspect ratio of $\mathrm{J} / 2$.

For an n-input nand gate, the drain-source voltage of each puill-down transistor is approximately $0.3 / \mathrm{fV}$. inpared with 0.3 V for the inverter. It is thus necessary to increase the aspec iatio of all pull-down transistors in the nand gate to $3 \mathrm{n} / \mathrm{I}$. A $6 / 1$ aspect ratio is inerefore required for T 1 and T 2 in figure 4.1b.
li should be noted that the input and output capacitance of the nand gate are greater than those for the inverter. The additional output capacitance is due to an increase in the diffusion area connected to $V_{\text {out. }}$ arising from the increase in the width of the pull-down transistors. More importanily. the capacitance of each input is increased by a factot of approximathly $u$ compared with the inverter


Fgure 4.I A twoinput nand gzte: (a) switches, (b) NMOS technology. (c) CMOS circuit
input, owing to the increased gate arez. This adversely affects the input and output edge times of the nand gate. As a result, it is inadvisable to use nand gates with a fan-in greater than 4.

A CMOS nand gate is obtained by seplacing the load with PMOS transistors placed in parallel, as shown in figure 4.1e. If $A$ and $B$ are high, $T 1$ and $T 2$ are on. and T3 and T4 are off; thus $V_{\text {out }}$ is low. For all other combinations of $A$ and $B$. at least one of T1 and T2 is off, and at least one of T3 and T4 is on, connecting $V_{\text {out }}$ to 5 V .

A CMOS circuit requiring $n$ pull-down transistors has $n$ pull-ap transistors. In genetal, $n$-channel transistors connected in series in the pull-down circuit have their associated p-channel transistors connected in parallel in the pull-up circuit and vice versa. This can lead to some unwieldy and large structures compared with the equivalent NMOS circuit which only requires $n+1$ transistors (see figure 4.3). This is patticularly true if the transistor aspect ratios in CMOS circuits are chosen so as to give similat edge times to the CMOS inverter. It is therefore usual to use minimum geometry transistor sizes for all transistors in CMOS circuits, and to accept the resulting slower edge times pluy the disparity between rising and falling edge times ansing from the difference between hole and ejectron mobility.

Figure 4.2 a shows a two-inpul nor gate in the form of switches. If A is high, switch S1 closes while switch $S 2$ closes if B is tigh; in either case $V_{\text {out }}$ is low. Thas $V_{\text {out }}$ is high only if both A and B are low so that S 1 and S 2 are both open.

The NMOS two-input nor gate is shown in figure 4.2b. Again the circuit has output chatacteristics similar to those for the NMOS inverter. It should be noted that $V_{\text {out }}$ is 0.3 V or less if at least one input is high. Hence the aspect ratio of the pull-down transistors is $3 / 1$. The output is 0.3 V if only one inpul to the nor gate is high. If $\mathbf{A}$ and ${ }^{\prime} \mathrm{B}$ are both high, T 1 and T 2 are on and the saturation current from the pull-up transistot T 3 splits between T 1 and T 2 , causing $V_{\text {out }}$ to become approximately 0.15 V . In general, an $n$-input nor gate with $m$ high inputs has a $V_{\text {out }}$ of $0.3 / \mathrm{m} V$.

The output capacitance of the nor gate is increased compared with that for the NMOS invertet as a result of the additional diffusion ares in the pulldown circuit. However, the capacitance of each input is identical to that for the inverter. Thus it is advantageous in terms of the load on the driving logic to use nor gates rather than nand gates, and nor gates should be used in preference to nand gates in designs wherever possible.

The CMOS equivalent of a two-input nor gate is obteined by replacing the load with two PMOS transistors in series, 31 shown in figure 4.2 c . If $A$ and $B$ are low then T 3 and T4 are on, and $\mathrm{T1}$ and T 2 are off; thus $V_{\text {owe }}$ is high For all other combinations of $\mathbf{A}$ and 8 , at least one of $T 1$ and $T 2$ is on, and at least one of T 3 and T 4 is off, making $V_{\text {out }}$ low.

A system constructed from just nor or nand elements tends to contain a large number of elements and constrains the user to thinking in terms of primitive functions. It does not take advantage of the possibilities offered by the technology. It is thes far better, if a random logic approach is adopled, to think in terms of the functions required in a design and to implement these; this is particularly applicable if such spectal-purpose functions can be used many times.

figure 4.2 A two-input nor gate: (a)switches, (b) NMOS technology (c) CMOS circuit

For example, the and-or-not function

$$
V_{\mathrm{out}} * \overline{A+B . C+D \cdot E \cdot F}
$$

can be far more efficiently implemented as a single gate that as a set of nor and nand gates. Fipure 4.3, parts a and b, illustrate the NMOS and CMOS imple. mentation of this complex logic function. Each branch in the pull-down circuit etiscts the and operation wifist the connection of the branches to $V_{\text {out }}$ performs the or-not (that is, nor) function.


Figure 4.3 A complex logic function: (a) NMOS circuit. (b) CMOS circuit

### 4.3 Past Traseistor Array

A regular array of transistors can be implemented with pass transistors, and figure 4.4a illustrates the principle of such an array in stick diagram form for NMOS technology. The circuit is a two-to-one muitiplexar with an enable. It performs the logic function

$$
V_{\text {out }}=\text { Enable. }(\overline{\text { Select }} \mathcal{A}+\text { Select } . B)
$$

If Ensble is high, then $V_{\text {out }}$ becomes equal to $A$ or $B$, depending upon the state of the control input, Select; if Select is low, $A$ is transmitted to $V_{\text {out }}$ and if high. $V_{\text {oat }}$ equals $B$. When the circuit is not enabled, $V_{\text {out }}$ is low.

Since the threshold of a depletion device is -4 V . these transistors can always be considered on with liftle or no drain-source voltage drop. The output is therefore deternined by the enhancement transistors which act as voltage-controlled switches.

The array as shown performs the and-or function, although the technique can be used to form one or more and functions. Both phases of the input variables normally have to be formed and it is necessary to form an output for every input combination, so that the output is aways at a defined level. In general, the array has to be designed so that only one row of the array is activated at any time; thus no path exists between the input to a row and the input to any other row. preventing interference and current flow between inputs.

The $3 \times 4$ transistor matrix shown in figure 4.4a encompasses all possible input combinations. The top tow is activated when Enable is high and Select is low, causing the output to be $A$. The middle row is on when Enable and Select are high, and $B$ is passed to $V_{\text {our }}$. The botiom row is activated if Enable is low and $0 V$ is transmitted to $V_{\text {out. }}$. Thus one row (and only one row) is always activated.

Clearly, the array is well suited to implementing functions where the contiol inputs applied to the enhancement transistor gates are common to several rows. Thus functions such as the complex expression illustrated in figure 4.3 would be inefficient to implement with this type of array.

A CMOS pass transistor array perforning the same function is shown in figure 4.4b. As depletion devices are not available in this technology, inpet variables positioned vertically are in metal so that they can pass over input variables running horizontally in diffusion without effect. Alternate rows of diffusion contain NMOS and PMOS devices, and polysilicon stubs from the metal cross the diffusion paths to create pass transistors where required.

The advantages of the NMOS pass transistor array are the small amount of silicon area required since the transistors are minimum geometry with no contact cuts, and very low power consumption as there is no connection between power and ground. However, adepletion device teads to cut off when its gate vollage

(a)

(b)

Key

- Oiffusion
..... Depletion implant
000 n.well, threshold implant, $p^{*}$ diflusion
- Polysilicon
- Coniact cut
= Metal

Figure 4.4 Pass tronsistor array: (a) NMOS, (b) CMOS
is low and its drain and soutce voltages are high. This effect combined with the delay through a chain of enhancement pass transistors (section 2.13) usually gives this circuit a significantly longer delay time than the equivalent random logic circuit. The delays associated with the depletion transistors can be avoided by organising the array in a similat manner to the CMOS array of figure 4.46 . Here, the depletion transistors ase replaced by metal overpasses running over the diffusion. The layout is clearly not as compact as that in figure 4.4a.

The speed-power product of a circuit is often used as a comparison measure between different design styles. This product for the pass transistor array usually compares unfavoutably with that for the equivalent random logic circuit. Thus, unjess the uset's primary requirement is to minimise the area occupied and the power consumed, an altemative transistor array should be used.

### 4.4 Programmable Logic Array

A programmable logic array or PLA consists of two trabsistor arrays which combine to form the sum of products function (see figure 4.5). The first array. called the AND plane, performs the and function as required on its $N$ inputs and outputs $P$ product terms. These are input to the second plaine, called the OR plane, which performs the or function on the product terms as specified. The $S$ outputs from this plane are thus the sum of products.


Figure 4.5 General structure of programmable logic array

In practice, since nor gates are used in preference to nand gates, the two planes are implemented as nor arrays and are thus identical in structure except that the OR plane is rotated clockwise by $90^{\circ}$ with respect to the AND plane. Since the second array performs the nor function rather than or, it is necessary to invert all outputs from the OR plane. Alternatively, these output inverters can be onitted if the two planes are designed to form the inverse of the inverse sum of products exprescion. It is also usual to buffer the input signals to the PLA because of the capacitive loading on the AND plane and because an inverter is often required here in any case to provide the inverse of an input signal.

As an example of a PLA design, consider a three-line prî́rity encoder which indicates the highest priority line activated as a two-bit number if the circuit is enabled. The truth table for this circuit is shown in table 4.1. $D O$ is the top priority line and D2 the bottom priority. A and B both low indicates that the circuit is not enabled or that all priority lines are ' 0 '. If a priority line is activated by taking it to a ' 1 ', then $A$ and $B$ correspond to the highest priority line present.

Table 4. 1 Truth table for three-line priority encoder

|  | Inpurs |  |  |  | Outpurs |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Enable | DO | DI | $D 2$ | $A$ | $B$ |  |
| 0 | $X$ | $X$ | $X$ | 0 | -0 |  |
| 1 | 0 | 0 | 0 | 0 | 0 |  |
| 1 | 1 | $X$ | $X$ | 1 | 1 |  |
| 1 | 0 | 1 | $X$ | 1 | 0 |  |
| 1 | 0 | 0 | 1 | 0 | 1 |  |

$X=0$ or $\mathbf{t}$ - that is, ton't care.

Inspection of the truth table reveals that

$$
\begin{aligned}
& A=\text { Enable } D 0+\text { Enable } . D I \\
& E=\text { Enable } . D 0+\text { Enable } \overline{D I} D 2
\end{aligned}
$$

Thus the AND plane forms three product terms $P O, P 1$, and $P 2$ where

$$
\begin{aligned}
& P O=\text { Enable } . D 0=\overline{\overline{\text { Enable }}+\overline{D O}} \\
& P I=\text { Enable } . D I=\overline{\overline{\text { Enable }}+\overline{D I}} \\
& P 2=\text { Enable } . \overline{D I} . D 2=\overline{\overline{\text { Enable }}+D I+\overline{D 2}}
\end{aligned}
$$

PO. $P 1$ and $P 2$ are combined in the $O R$ pland to form the sum of products ierms 50 and $S 1$ where

$$
\begin{aligned}
& S Q=\overline{P O+P 1}=\overline{\text { Enatie. } D 0+\text { Enable.DI }} \\
& S I=\overline{P O+P 2}=\overline{\text { Enable. } D O+\text { Enable. } \overline{D 1} . D 2}
\end{aligned}
$$

Finally $S O$ and $S$ have to be inverted to form the desired $A$ and $B$ outputs.
Figure 4.6 shows the PLA implementition of the priority encodes. It can be seen that the arrays are effectively a set of multi-ingut nor gates whose outputs are distributed along the entire width of a plane. The input lines to a plane run at $90^{\circ}$ to the output lines and thus any input can, be connected to any output line as required.

Comparing the characteristics of this PLA circuit with those of the equivalent random logic circuit, the and-nor function is implemented in two (nor) stages of logic whereas it is a single level in random logic. The PLA can therefore be expected to operate more slowly than the random logic"circuit. The power consumption of this PLA is also more than that for the random logic circuit. owing to the fact that in the PLA a larger number of circuits are involved in forming the output. If the circuit speed is expressed in terms of the circuit delay, then it is apparent that the speed-power product of the PLA will be greater than that of its random logic equivalent. It should also be apparent that large PLAs are impractical because of the high capacitance associated with the input and output lines of the array.

The area occupied by PLA is more efficiently utilised when inputs are common to several product terms, and product terms are common to several sum of product outputs. Thus figure 4.6 illustrates a function that is efficient in area to implement since the Enable input is common to all three product terms znd the product term $P 0$ is common to $A$ and $B$. Even so, only II out of 2) possible pull-down transistor positions are used.

A sparse array is inefficient in terms of the space it occupies and the designer should investigate altemative circuit arrangements. A reduction in the space may result from the use of just one plane with the addition of some tandom logic or by the implementation of a set of (smaller) PLAs arising from the patitioning of the function. Alternatively, the PLA size may be reduced by externally combining some inputs so that a smaller number of inputs and product tems are required.

Another zechnique to utilise space more effectively is to fold the atray. This approach takes advantage of sparseness in rows and columns and is demonsirated in figure 4.7 for the prionity encoder example. By suitably arranging the inpul and output lines in addition to splitting a row and column, advantage has been taken of unused transistor positions in the original arrays. The top row of figure 4.7 can be split because the product term Enable. DI is not used in the formation of $B$ and Enable. $\overline{D X} . D 2$ is not used in A's fomation. The split in the lefimost column is possible as $D O$ only appears in one product term. As a result of this compression. 11 out of 14 pull-down positions are used.

Figure 4.6 PLA for a shrec-line prionity encoder

Figure4. 7 An Example of a folded PLA

The advantage of the PLA is that it is very easy to design arrays for any logic function and the geometric layout can be implemented quickly, even if it has been hand desigred. Such a regular and simple structure lends itself to CACD techniques. This is true at all levels of a PLA's design since a set of rules can easily be formulated which translates the user's Boolean expressions of output functions into a geometric layout. This translation process could also include logic minimisation on the exprestions supplied, and possibly fold the PLA. The PLA is ikely to function correctly at the first deisen attempt, particularly if CACD aids are used; this is not so eaxily achievable with an ad hoc approach.

CMOS technology is not so elegantly implemented as a PLA structure because of the nature of its pull-up circuit. Since the arrays implement the nor function, the pull-up circuit consists of PMOS transistors placed in series between an array output and the power rail (see figure 4.2c). For each transistor in the pull-down circuit, there is a corresponding PMOS transistor in the pull-up circuit and thus inputs to the pulldown transistors in both arrays have to be connected to their assoctated pull-up transistor. Clearly, the CMOS pull-up circuit will significantly increase the area occupied by a PLA compared with its NMOS equivalent.

Figure 4.8 shows how each nor gate in each plane of a CMOS PLA can be modified to avoid the implementation of the conventional CMOS pull-up circuit. The pull-up circuit now consists of a PMOS transistor T1 and the pull-down circuit has an additional NMOS transistor $\mathbf{T 2}$ connected in series with the standard pull-down circuit, comprising transistors T3 to TX. During the prechatge period, Pre-charge is low so T 1 is on and T 2 is off. Thus, regardless of the input levels to the other pull down transistors, there is no connection between the nor gate output and 0 V ; the output charges up to S V via T 1 .


Figure 4.8 A pre-charged nor gate

When Pre-charge is taken high, T1 turns off and T2 turns on. If the gate input 10 any other pull-down transistor is high, then there is a series path between the array plane output and 0 V , causing the output to discharge to 0 V . However, if the inputs of transistors T 3 to $\mathrm{T} X$ are all low, there is no current path to ground and the output remains at 5 V . Since the pull-up circuit is active when the pulldown circuit is off and vice versa, the circuit operates correctly, regardless of aspect ratios; all transistors can be minimum geometry. The circuit is essentially dynamic and in the case of a high output there is no connection to either rail; the voltage is maintained by the charge on the output capacitance of the nor gate. The two distinct phases of operation required cause this type of PLA to be slower than conventional PLAs and clearly the output is not valid during the pre-charge period.

### 4.5 Static Flip Fhopt

A flip flop is a memory device with two stable states, one of which represents the storage of a ' 0 ' and the other the storage of a ' 1 '. The basis of a static fip flop arises from cross-coupling two inverters, as shown in figure 4.9 for NMOS technology. Transistors T1 and T 3 form one inverter, and 72 and T 4 the other inverter.


Figure 4.9 Basis of static (NMOS) flip flop

If the gate of T 1 is high at 5 V , then T 1 is on and $Q$ is low at about 0.3 V . Thus T2 is off, causing $\bar{Q}$ to be high at $S \mathrm{~V}$. Thus the feedback connections of T1's drain to T2's gate and T2's drain to T1's gate maintain' and reinforce this existing state. The other flip flop state arises if the gate of T 2 is high at 5 V .

Here. $\mathbf{T} 2$ is on and $\bar{Q}$ is low. $\overline{\boldsymbol{Q}}$ holds T 1 off so $\boldsymbol{Q}$ is high. Again the feedback maintains the existing state.

By adding additional pull-down transistors in parallel with Tl and T2, the different types of commonly encountered flip flops can be constructed. Figure 4.10a shows that with the addition of trancistors T5 and T6, a Set-Reset flip flop is obtained. The circtit is now that of two cross-coupled nor gates, as shown in figure 4,106.

(a)

(b)

(c)

Fgure 4.10 (NMOS) Set-Reset flip fop: (a) circuit diagram, (b) logic diagram, (c) logic symbol

Nomnally Reset and Set are low so TS and T6 are off and the existing state is maintained by the feedback. Consider that the flip flop is in the reset state with $Q$ low and $\bar{Q}$ high. To switch the flip flop to the set state ( $Q$ high, $\bar{Q}$ tow). Set is taken hugh. This tufns T6 on, forcing $\bar{Q}$ low. With Reset low, both IJ and IS are off, so $Q$ goes high, turning 72 on. This reinforces the low on $X$. When Set is removed (that is, goes fow), the feedback between TI and T2 maintains this state. To change back to the reset state, Reset is taken high while Set remains
low. This turns TS on, forcing $Q$ low which in tum switches $\mathbf{T 2}$ off. Since $T 2$ and T6 are off, $\bar{Q}$ rises, tuming Tl on so that the reset state continues when Reset retums to ' 0 '.

It should be noted that if Set and Reset are high simultaneously, then $Q$ and $\overline{\boldsymbol{Q}}$ become low at this time. If both inputs are removed together, then the final state of the fllp flop carnot be predicted. Such an indeterminate state should, of course, be avoided in designs.

The storing of data in a flip flop is often synchronised to a timing signal. Such clocked fip flops are either edge or level triggered, depending upon the circuit design. In the fomer type, the Iip flop is clocked when the clock level changes. If this change is from a low to a high level the device is said to be positive edge triggered, while a negative edge triggered flip flop enters new data on a high to low clock change.

Data to the flip flop must be valid and remain constant before and after the clocking edge for times referred to as the set-up and hold time respectively. These times, which are usually of the order of a few nanoseconds, ensure that the fip flop fully switches when the trigger edge is applied. If the inputs are changed during the set-up or hold time then, although the flip flop starts to respond to this change, at the end of the hold time the outputs may be in a partially switched state.

On the expiry of the hold time, the data inputs and clock are effectivety isolated from the circuitry. The circuit thus reverts to the basic flip flop of figure 4.9. In the case of partially switched outputs, the feedback operates to magnify any voltage difference between the outputs, causing the flip flop to eventually switch to a valid logic state. The time for a flip flop to settle under these circumstances depends upon the finitial voltage difference between the outputs. This time gets progressively longer as this voltage difference gets smalier and, for the case of equal outputs, the fiip flop can remain indefinitely in its partially switched state. Even if a partially switched device does settle, the final logic state cannot be predicted.

When the input-data and clock ate asynchronous, partial switching can occur and it is usual in these circumstances for a system to allow a setting time after the clock edge for the flip Iop outputs to become valid. This time is usually chosen to be significantly longer than the propagation delay so that a flip flop very sarely fails to reach a valid logic state. Even so, it should be appreciated that such a system will be subject to occasional failure. Such timing conflicts can be avolded by the use of synchronous timing techniques, which for this reason are recommended for use in chip designs.

Levej-triggered fip flops enter new data into the device when the clock is at a 'I' level. Again a set-up and hold time are associated with the clock but here the times refer to the time before and after the negative clock edge, since this is the time the clocking input to the fip fop is removed. Again, if the data is changed during the set-up or hold time then the flip flop can switch to an indeterminate state which may or may not eventually settle to a valid logicestate.

In addition to the ability 10 clock in new data. many flip flops have a set anJ/or reset facility which is nut usually synchronised to the clock. Depending upon the exact details of the circuit, set and reset may override the clock or vice versa.

The two most common types of clocked flip flop are the $D$-type and the J-K. In the $D$-type, the data or $D$ input is copied to the $Q$ output when the clock is applied. Figure 4.11 shows the circuit for a level-triggered $D$-type flip flop with in overriding set and reset input. The truth table for its operation is given in table 4.2.

Table 4.2 Truth table for D-type flip flop

| Inputs |  |  |  | Outputs |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Ser | Reset | Clock | $D$ | $Q$ | $\bar{Q}$ |  |
| 0 | 0 | 0 | X | $Q$ | $\overline{\tilde{Q}}$ |  |
| 0 | 0 | 1 | 0 | 0 | 1 |  |
| 0 | 0 | 1 | 1 | 1 | 0 |  |
| 1 | 0 | X | X | 1 | 0 |  |
| 0 | 1 | X | X | 0 | 1 |  |
| 1 | 1 | X | X | 0 | 0 - indeterminate |  |
| $\mathrm{X} * 0$ or 1 |  |  |  |  |  |  |

$Q$ is low if the gate voltage on transistors T 1 or TS or T 7 and T 9 and T 11 is high white $\bar{Q}$ is low if the gate voituge on T 2 or T 6 or T 8 and T 10 and T 12 is high. Thus with Set, Reset and Clock low, the existing state is maintained by the feedback between T and 72 .

To set the flip flop. Set is taken high. This tums T 6 on and forces $\bar{Q}$ low. Since $\bar{Q}$. Reset and Set are low, $T 1, T 5$ and $\mathrm{T}_{1} 1$ are off so all pulldown branches connected to $Q$ are off. This $Q$ is high and 72 is on, reinforcing the low level on $\overline{\boldsymbol{O}}$. The feedback between $\mathbf{T 1}$ and $\mathbf{T 2}$ maintains this state when Set is removed. Note that Set connected to TIl's gate is necessary to ensure that the flip flop is sel, rezardless of the ctock level.

Similarly, the fip flop is reset by taking Reset high and leaving Set low. This turns TS on, forcing $Q$ low, and since no pull-down branch on $\bar{Q}$ is on, $\bar{Q}$ is high. T1 and T2 maintain this state when Reset is removed. Again, the flip flop enters an indeteminate state ir Set and Reset are simultaneously high.

Set and Reset are inoperative when tiey are low. In this mode, data is entered into the flip flop when Clock is high. A high level on $D$ in these circumstances tums the series chain of transistors $18, \mathrm{~T} 10$ and T 12 on, forcing $\bar{Q}$ low while no pull-down branch on $Q$ is on since $\mathrm{T}, \mathrm{T} 5$ and $T 9$ are off. Thus $Q$ is high. Alter$\overline{\bar{Q}} \overline{\mathrm{a}}$ ively, a low level on $D$ causes $\mathrm{T7}$, T9 and T1I to be on, forcing $Q$ low while $\bar{Q}$ is high, since $\mathbf{T 2}, ~ T 6$ and T10 are off. Thas with Set and Reset inactive, the $D$ input is copied to the $\boldsymbol{Q}$ output when Clock is high.

(a)

(c)

Fisure 4.11 D.type flip flop with overriding Set and Reset: (a) circuit diagram. (b) logic diagram, (c) logic symbol

The circuit can be simplified if restrictions are placed on the dip flop's operation. For example, T11 and T12 can be omitted if the flip flop is only set or resel when the clock is ' 0 '. Aternatively, if set and reset facilities are nut required. TS, T6, T11 and T12 are unnecessary.

A J-K flip flop is an edge-triggered device whose operation is determined by the $J$ and $K$ inputs when the clock is high. Its outputs indicate any new state when the clock is removed and its truth table is given in table 4.3.

Table 4.3 Truth table for $J$-K fip flop

| Inputs |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: |
| $J$ | $K$ | Clock | $Q$ | $Q$ |
| 0 | 0 | $1 \rightarrow 0$ | $Q$ | $\bar{Q}$ |
| 1 | 0 | $1 \rightarrow 0$ | 1 | 0 |
| 0 | 1 | $1 \rightarrow 0$ | 0 | 1 |
| 1 | 1 | $1 \rightarrow 0$ | $1 \rightarrow 0$ | $0 \rightarrow 1$ |
|  |  |  | or $0 \rightarrow 1$ | $1 \rightarrow 0$ |$\}$ Change state

It can be seen from the truth table that the use of the $J$ and $K$ inputs allows the flip flop to continue with its current state $\left(J=0, K=0^{\prime}\right)$, to be set ( $J=$ ' 1 ', $K=0^{\prime} 0^{\prime}$ ), to be reset ( $J==^{\prime}, K={ }^{\prime} 1^{\prime}$ ) or to toggle - that is, to change state $-\left(J=11 ', K=1 l^{\prime}\right)$ on the negative clock edge.

The last case is an example of the flip flop outputs in one time interval determining the outputs in the next time period and in order to implement this feature, the J-K device consists of two flip flops known as the 'master' and 'slave'. The operation of these two flip flops is mutually exclusive. Thus the master only clocks new data in when the slave is maintaining its outputs constant. Similarly, the slave only clocks data in when the master's outputs are constant.

This can be implemented by applying a clock to the master and generating its inverse which is applied to the slave. However, there is some overlap where both the mastet and slave clocks are high and as a result, correct operation is dependent upon the (master) nip hop propagation delay exceeding the overlap. To avoid the possibility of timing conflicts where the master and slave simultaneously clock in data, non-overlapping clocks are used (see figure 4.12). The master and slave clocks, 01 and 02 , are generated from the top waveform shown. When the master clock is high, the slave clock is low and vice versa. Furthermore, when one of these clocks is renoved, both are low for a period before the other clock is applied.

Figure 4.13 shows the NMOS circuir of a $J-K^{\circ}$ llip fop. The slave outputs, $Q$ and $\bar{Q}$, are inputs to the master flip flop and the master outputs, $Q_{m}$ and $\bar{Q}_{m}$. are inputs to the slave. The master operates when 01 is high and new data can be entered into it according to the levels of the $J$ and $K$ inputs and the slave outputs. The slave operates when 02 is high and the master outputs are copied into the slave. Note that the J-K flip flop outputs are raken from the slave and that, since the master outputs are constant during 02 , the slave only changes state when 02 is first applied. Thus the J-K nip nop is effectively edge triggered.


Figure 4.12 Two-phase nòn-overlapping clocks

On $01, Q_{m}$ is forced low if the gate inputs to transistors T 5 and 77 and 79 are all high, while $\bar{Q}_{\mathrm{m}}$ is forced low if T6 and T 8 and T 10 turn on. Thus if $J$ and $K$ are low, 78 and 77 are off, so regardiess of the slave outputs, the existing states of $Q_{\mathrm{m}}$ and $\bar{Q}_{\mathrm{m}}$ are maintained by the feedback between $\mathbf{T} 1$ and $\mathbf{T} 2$.

If $J$ is high and $K$ is low, then T6, T8 and T10 only all turn on during 01 if the current state of the master (as recorded by the alave) is the reset state ( $Q_{m}$ and $Q$ low); in this cace $\boldsymbol{Q}_{\mathrm{m}}$ is forced low and since all pulldown branches connected to $\boldsymbol{Q}_{\mathrm{m}}$ are off, $\boldsymbol{Q}_{\mathrm{ma}}$ rises. If the master is already in the set state when 01 is applied, then T7 and T10 are off and the existing state continues. Similarly if $K$ is high and $J$ low on 01, TS. 77 and T9 only all tum on if the master is in the set state. In this case, $\boldsymbol{Q}_{\mathbf{n}}$ falls and $\bar{Q}_{\mathrm{m}}$ then rises since $\mathbf{T} 2$ and T 8 are off.

If $J$ and $K$ are both high when $\phi 1$ is applied, then one of the T5, 77 and 19 or T6, 58 and T10 branches tums on. If the slave $Q$ output is high (indicating that $Q_{\text {m }}$ is currently bigh), then T5, 77 and T9 turn on since their gate inputs are all high; this causes $Q_{m}$ to fall to a low level and $\bar{Q}_{m}$ then to rise. Alternatively, if $Q$ is low, then T6, T8 and T10 turn on, forcing $\bar{Q}_{\mathrm{m}}$ low and $Q_{\mathrm{m}}$ high. Thus with $J$ and $\boldsymbol{K}$ high, the feedback from the slave outputs has been used to change the state of the master.

The slave operates on $\boldsymbol{\varphi}$. If $Q_{\mathrm{m}}$ is high at this time, then T16 and TI8 turn on, forcing $\bar{Q}$ low. Since $T 17$ is off if T18 is on, $Q$ adopts a high level. Alternatively, if $Q_{m}$ is low when $\$ 2$ goes high, TIS and T17 turt on, forcing $Q$ low: T18 is off and thus $\overline{\boldsymbol{Q}}$ is high. Thus the master outputs are copied into the slave when $\phi 2$ is applied. When $\boldsymbol{\phi 2}$ is removed, the feedback between Till and 112 maintains the levels on $Q$ and $\bar{Q}$.

For applications such as shifting and counting whese flip flop outputs are connected to other flip flop inputs and outputs change simultaneously, a master and slave flip flop must be used for each bit to ensure correct operation. Such an -arrangement allows the next required state to be entered into the mosters while the cucrent state is maintained constant by the slaves. This next state is then


Figure 4.13 An NMOS J-K flip flop: (a) circuit diagram, (b) logic symbol
copied into the slaves on the slave clock. If a master and slave implementation is not adopted, then outputs are liable to change at the same time as they are being clocked as data into other flip Dops; this can resutt in the new output state being erroneously clocked in.

Counting and shifting applications require either one J-K or two D-type nip flops per bit. However, when implementing a register, only one flip flop per bit is necessary so a $f-K$ flip flop is needlessly complex here. Hence, the designer should use the flip flop type best suited to a particular section of the design. Furthermore the inclusion of redundant facilities should be avoided as this will minimise the number of transistors and hence the silicon area occupied.

The remarks in this section apply equally well to CMOS citcuits and it will be appreciated that all the flip flop designs presented can be converted to a CMOS version by replacing the depletion transistor pull-up in NMOS by a CMOS pultup circuit.

### 4.6 Dynamic Flip Flops

The basis of a dynamic fip flop is the combination of a pass transistor and an inverter, as shown in figure 4.14 for NMOS technology. A high level on the Clock input causes the pass transistor T 1 to turn on and the voltage level on the Data input determines the voltage at the gate of T2. A low input voltage causes this voltage to be passed to $T 2$ 's gate while a high input of $V_{p}$ suffers a threshold voltage loss of $V_{v e}$ in transmission to the input of $\mathbf{T 2}$. When the Clock input is taken low, the level on T2's gate is maintained by the capacitance inherent in the circuit at this point, which is principally the gate capacitance of $\mathbf{T} 2$.


Figure 4.14 Basic dynamic flip fop

T2 and T3 act as an inverter with the aspect ratios chosen to restore the high level input voltage of $\mathbf{2} 2$ to the standard voltage level for a logic ' 0 ' output. Thus the flip flop is a level-triggered $D$-type device with an inverse output, as shown in table 4.4

Table 4.4 Truth table for dynmmic fip flop

| Inputs. |  |  |
| :---: | :---: | :---: |
| Output |  |  |
| Clock | Data | $\overline{\boldsymbol{Q}}$ |
| 0 | X | $\bar{Q}$ |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

$\mathrm{X}=0$ or 1 .

The clock width must be sufficient to allow the inverter's input capacitance to charge to its high level voltage and this determines the maximum frequency of operation. The minimum operating frequency is determined by the need to retain the data stored, despite the loss of charge on the capacitor as a result of leakage currents. Therefore, dynamic fip flops are best suited to applications where data is regularly clocked rather than indefinitely held or infrequently clocked. Thus the use for such devices particularly arises in dexigns where data is continually shifted, as for exampie in the transmission of data streams, in serial-to-parallel or parallel-to-serial data conversion, in data pipelines and in shift register applications.

Figure 4.15a shows how data can be progressively passed through a chain of $n$ flip flops. The devices are clocked using two-phase non-overlapping clocks with odd-numbered flip flops clocked on 01 and even-numbered devices on 02.

On 10, the even-numbered flip fops are inactive and their constant data outputs are clocked into the succeeding odd-numbered fip flop. When 1 is removed, this data is held constant at the outputs of the odd-numbered flip flops. On the next $\boldsymbol{2}$ clock, the even-numbered devices are clocked and the data held in the preceding (odd) numbered flip flop is entered.

The progression of data entered into the chain is shown in the timing diagram of figure 4.1 Sb . Initially. Data is a logic ' 0 '. On the first $\boldsymbol{p l}^{1}$ clock, this is entered into flip flop 1 , causing its output to be the inverse of its data input - that is, a logic ' 1 '. The first $\boldsymbol{p} 2$ clock enters the output from Nip flop 1 into fip flop 2 , so the output of fip flop 2 becomes a 0 ' at this time. The following 01 clocks flip flops 1 and 3. New data is entered into flip flop 1 and the date output of fip flop 2 is clocked into flip flop 3. In this way, data entered into the chain propagates one stage down the chain at each clock puise with the inverse form of the data stored in odd-numbered flip flops and the true phase in evennumbered devices.

An essential feature in the design of shifting circuits is the use of $\rho_{1}$ and $p_{2}$ for alkemate flip flops in the chain. This clocking arcangement ensures that on a clock pulse. data stored in a device can only be shifted to the next stage in the chain. A common clock for all devices cannut be used as the data input of a slage would not remain constant during clocking.

(b)

Figure 4.15 A shift chain using dynamic circuits: (a) circuit diagram, (b) timing

Usually the width of the data path is greater than the single bit depicted in figure 4.15 a and an identical circuit would be used for each data bit. The Ilip flops for such an arrangement at a particulat stage in the chain are collectively referred to as a 'register', and registers are often connected vis combinational logic blocks; a general organisational schematic is shown in figure 4.16.

On 01, the odd-numbered registers are loaded with data from the preceding (even-numbered) combinationat logic block. This data is then operated upon by the succeeding (odd-numbered) togic block and these block oulputs are clocked into the even-numbered registers on 02 . The timing of data drough the pipeline has to allow for the delay through the slowest combinational logic block plus the segister set-up and propagation times. The most effective use of the logic results if the detay time through each logic block is similat.

There is, of course, no reason why some of the outputs from registers or combinationa! logic blocks should not be input to earlier or later stages in the chain, and figure 4.17 itlustrates some of the possibilities. It should be noted that the only requirement of such feedforward and feedback connections is that the set-up time of the register being clocked into is met. In effect, provided the interconneotion time between any stage in the chain is not significant, then a signal which can be clocked into the succeeding stage on 91 can be clocked into any other stage operating on 01 ; similarly, data entered on 02 can be clocked into any stage using $\boldsymbol{@ L}^{2}$.

The logic blocks can be implemented using the random logic or transistor array techniques previously discussed. In particular, the combination of a logic block plus an input and output register can be very conveniently implemented using a PLA plus dynamic flip flops.

It can be seen from the PLA design shown in figure 4.6 that each input signal to the AND plane is buffered and that each output signal from the OR plane is inverted. Thus the addition of a minimum geometry pass transistor prior to each input buffer forms a dynamic inverting or non-inverting D-type flip flop. Simitarly, a pass transistor placed between each OR plane output and its inverter forms the output register (see figure 4.18b). Thus not only can an input and output register be easily incorporated into the PLA design but their inclusion requires little additional sibicon area.


Figure 4.16 General schematic of a data pipeline


Figure 4.17 Examples ul feedforwatd and ieedback connections between pipe. line stages


Figure $4.18 \mathrm{~J}-\mathrm{K}$ fip flop: (a) logic diagram, (b) ciscuit diagram

A simple example illustrating the use of a feedback connection around a PLA with $2 n$ input and output register is that of a $J$ - $K$ lip flop. In figure 4.18 . $J$ and $K$ plus the output of the slave nip fiop $Q$ are clocked into the input register on 01 . Using inverting and non-inverting buffers, the true and inverse phase of the three input signals are formed. These six sigrials are operated upon by the AND plane which forms three product terms $\bar{J} \overline{\boldsymbol{K}} . \boldsymbol{Q}, J . \overline{\boldsymbol{K}}$ and J.K. $\overline{\boldsymbol{Q}}$. The product terms are combined by the single nor gate in the OR plane. Thus the OR plane output $\bar{Q}_{\mathrm{m}}$ is a logic ' 0 ' if $J$ is ' $I$ ' and $K$ is ' 0 ', or if $J$ and $K$ are ' 0 ' with the slave output high, or if $J$ and $K$ are ' $I$ ' and the slave output is low; all other input combinations on $\varnothing 1$ cause the OR plane output to be a ${ }^{+1}:$ On $\boldsymbol{\phi 2}, \bar{Q}_{\infty}$ is clocked into the output register, yielding the slave (and fip flop) output $Q$.

Further reductions to the area and power required for a dynamic flip flop arise from the use of a ratioless invertes with a clocked load (see figure 4.19). Again the circuit comprises a pass transistor and an inverter. The area reduction results from the use of minimum geometry NMOS enhancement devices while the power reduction arises because power is only consumed when Clock is high: it is only during this time that the inverter load. T3, tums on, creating a current path between 5 V and 0 V .


Figure 4.19 A clocked-load dynamic đip flop

When Ciock becomes a ' 1 ', transistor It tums on and the input passes to the gate of T2. If Data is low, T 2 is off. $\mathrm{T} \mathbf{~ i s ~ o n ~ a n d ~ s u p p l i e s ~} \mathrm{T} 2$ 's leakage current. causing $\bar{Q}$ to be hïgh at $5-V_{t r}$. When Clock is removed. TI and T3, turn off and T2 remains off. Thus the high kvel ar $\bar{Q}$ is maintained. If, however, Data is high at 5 V when Clock is applied, then a level of $5-V_{\text {te }}$ is transferred to the gate of T: T2 and $T 3$ are on and $\bar{Q}$ assumes a voltage which is not a valid loge level. lising the parameters previously adopted in examples and $a$ high level input of 3.12 V on Tz 's gate, the level at $\bar{Q}$ can be calculated to be about 1.9 V . When

Clock becomes ' 0 ". T1 and T 3 tum off but T 2 remains on and the capacitance at $\bar{Q}, C_{\text {out }}$, discharges to 0 V via T2. Clearly, the flip flop output is not valid until $C_{\text {out }}$ has had time to discharge to a logic ' 0 ' tevel foliowing the removal of Clock:

It should be noted that in the conventional dynamic flip flop of figure 4.14, the output voltage level is actively defined at alt times by the inverter transistors T2 and T3. However, in the modified design of figure 4.19 only a low level on $\bar{Q}$ is actively defined ( T 2 on) when Clock is a ' 0 '; the high level on $\bar{Q}$ is maintained solely by the chatge on the output capacitance, since $T 2$ and $T 3$ are off when Clock is low.

This characteristic of the circuit is of importance if the output is passed to another dynamic circuit, since the charge stored will be shared between them. In figure 4.20, the alternate bits in the shift chain use 91 and 92 . On 01 , กip. flop $!$ operates as previously described. Thus when $\phi 1$ is removed, $\bar{Q}$ remains at $5-V_{\text {te }}$ if Data was low and discharges to $0 V$ if Data was high. T4 is off and thus flip flop 2 is inactive during this time.

On $\boldsymbol{\rho}_{2}$, the pass transistor T 4 tums on. If $\overline{Q 1}$ is low, then $T 2$ is on and any voltage held on the input capacitance of TS discharges to 0 V via T 4 and T 2 . Thus TS is off and T6 is on, causing $Q 2$ to be $5-V_{k e}$; this level is maintained by the charge on $C_{\text {out }}$ al $\mathbf{Q 2}$ when $\mathbf{~} \mathbf{Q 2}$ is taken low.

If $\overline{Q I}$ is high and the level stored on $C_{\mathrm{m}}$ of TS is also high when 02 is applied, then the level at TS's gate remains at $5-\nu_{\text {se }}$. Here, TS and $T 6$ are on and $Q 2$ assumes a non-standatd voltage of 1.9 V . When $\phi 2$ is taken to ${ }^{\circ} 0$ ', TS remains on, discharging $Q 2$ to 0 V . However, if $\overline{Q I}$ is high and the initial level on $C_{\text {in }}$ of $T S$ is 0 V when 92 is taken high, then charge is shared between $C_{\text {out }}$ at $\overline{Q I}$ and $C_{\mathrm{k}}$ of TS. Here, the successful transfer of a high level to the gate of TS is critically dependent upon the relative magnilude of $C_{\text {out }}$ and $C_{i n}$. Before $\mathbf{T 4}$ is turned on, the charge $Q_{\text {out }}$ stored on $C_{\text {out }}$ at $\bar{Q}$ is

$$
Q_{\mathrm{out}}=\dot{C}_{\mathrm{out}}\left(V_{\mathrm{p}}-V_{\mathrm{t}}\right)
$$

When 14 turns on, this charge $Q_{\text {out }}$ is shared between the two capacitors which are in parallel, and the new voltage level $V_{\text {out }}$ across both capacitors is

$$
V_{\text {out }}=\frac{Q_{\text {out }}}{C_{\text {bit }}+C_{\text {out }}}=\frac{C_{\text {out }}\left(V_{\mathrm{p}}-V_{\text {te }}\right)}{C_{\text {in }}+C_{\text {out }}} .
$$

The new level of $V_{\text {out }}$ is less than the tigh level voltage of $V_{p}-V_{v e}$ held at $\overline{Q 1}$ and must be greater than the threshold of T5, in order to discharge $Q 2$ to 0 V when $\boldsymbol{\varphi 2}$ is removed. In fact, $V_{\text {oul }}$ has to significantly exceed $V_{t}$ to.tum on enough current in T5 (when 02 is removed) to avoid incurring a long discharge time. Assuming $V_{p}-V_{m}$ is approximately 3 V and a minimum $\boldsymbol{V}_{\text {out }}$ of 2 V after the charge transfer, then $C_{\text {out }}>2 C_{\mathrm{in}}$.


Figure 4.20 A clocked-luad shift chain

### 4.7 Random Access Memory

A group of registers where only one register is accessed at a time and where the time to obtain or alter information in any register is similar is referred to as a Random Access Memory. The registet or line to be read from or writcen to is specified by a unique binary address; thus $z^{2 n}$ line store requires an $n$-bit address.

The address has to be decoded in order to select a particular register and $2^{n}$ n-input nand gates are necessary to provide a unique select signal for each register. For a store of any significant size, the amount of logic for the address decoding is prohibitive. As a tesult, the address is split into two parts usually referred to as the $X$ and $Y$ bits, and each part is separately decoded. Although this reduces the decoding logic to $2^{X} X$-input plus $2^{Y} Y$-input nand gates, where $X+Y=n$, there is only a total of $2^{X}+2^{Y}$ seiect signals. It is therefore necessary to combine the signals obtained from the $X$ and $Y$ decoders in order to uniquely select one of $2^{n}$ registers.

Figure 4.21 shows 2 general schematic for reading from and writing to one bit of a store. The $2^{n}$ memory celts (one from each line) are organised as a two. dimensional matrix of $2^{\boldsymbol{x}}$ fows and $2^{\boldsymbol{r}}$ columns.

If reading, the $X$ decoder selects one row of celis and their outputs are enabled on to the Column Data Ont lines; the outputs from ath other cells are disabled. The $Y$ decoder is used to select one of these data outputs which is then clocked into the output register. Thus, effectively, the intersection of an $X$ and a $Y$ select line determines the position of the selected memory cell within the matrix.
in some types of memory cell, reading the data from a cell causes it to be destroyed and it has therefore to be rewritten after reading. In this case, the Column Data Out line is connected back on to its Column Data In line via a coupling circuit. The $\boldsymbol{X}$ decoder is still selecting the same row of cells and the information on the Column Data In lines ts written to these cells to restore their initial state.

Access to the memory is random and, if using dynamic elements as memory cells, it is necescary to refresh the data at periodic intervals to ensure that information is not lost. Refreshing is accomplished by using the $X$ decoder to select a row of cells, reading out the data and then writing it back via the coupling circuits. It should be noted that a row of the matix can be refteshed at a time and thus the entire memory can be restored in $2^{X}$ refresh operations. The refresh address to be presented to the $X$ decoder is nomnally kept in a counter which is incremented by one every time the memory is accessed for refreshing.

Writing is accomplished by first reading from the row of cells selected by the $X$ decoder. This data is now coupled back on to the Columin Data In lines except that the input data to be writien is superimposed on the Column Data In line selected by the $\mathbf{Y}$ decoder. Thus in the selected row. data is rewritten to all cells not selected by the $Y$ decoder and new data is written to the selected cell.


Figure 4.21 General schematic of $2^{2^{n}}$ by one bit store

It is usual to include registers to hold the address and input and output data. This allows circuitry external to the memory to operate on the store's last output data and to calculate the next store address while the memory is operating on its current address.

A large number of signals are required to drive a store of significant size and it is often necessary to reduce them. Most often this reduction is effected by using the same lines for the $X$ and $\boldsymbol{Y}$ address and by the use of common (bidirectronal) da'a input/output lines. Sharing the address lines relies on the fact that a row of cells is first selected by the $X$ decoder and then one of these cells is enabied for reading from or writing to by the $Y$ decoder. Thus the $X$ address is presented frist and clocked into the $X$ decode register. This atlows the row decode and selection to operate while the $Y$ address is presented and clocked into the $Y$ decode register.

Figure 4.22 shows a three-transistor dynamic memory cell and its control signals. The state of the cell is stored on the capacitor $C_{s}$. To read its state, the $X$.Enable signal for the row is combined with the Read signal, tuming T3 on. T4 is a clocked pull-up load for the Column Data Out line and is on at this time since Read is high. Thus the inverse of the voltage stored on the capacitor $C_{s}$ appears on the Colum Data Out line. The Y-Eaable selects the column and turns on T9, allowing the data to be presented to the output register. Reading is not destructive, so there is no need to rewrite the data back after reading. Note that $\mathbf{T 3}$ isolates the memory cell from the Column Data Out line when the row is not selected.

Refreshing is Indicated by Refresh signal and perforned by first seading data from a row and then rewritigi jis coatents. During reading, TS is on and thus data read out is transferred to the capacitor $\boldsymbol{C}_{\mathbf{r}}$. The Read signal is now removed (turnins T3, TS and T4 off) and Write is applied. The Refresh is used to prevent the $Y$ decoder from selecting a column. Thus 19 and T10 are off and $\bar{Y}$-Enable is high, turning on 77 and the clocked load T8. This enables the inverse of the voltape stored on $C_{z}$ to appeas on the Column Data in line. Thus transistors T5, T6, 17 and T8 form the circuitry which couples the Column Data Out line to its Column Data in tine. The Write signal combines with the $X$-Enable signal to turn on $T 1$ for each cell in the selected row. Thus the voliage on each Column Data In line is pessed via T 1 to the storage capacitor $C_{3}$, restoring the data in these cells. It shouid be noted that establishing a voltage on $C_{3}$ and $C_{5}$ does not occur simultaneously, in order to avoid destroying the data held by the mernory cell.

Writing is accomplished as a read operation followed by a write. Again after reading, the inverse of the data stored on $C_{3}$ is stored on $C_{F}$. In the write phase, the Refresh signal is fow and the $Y$ decoders select a column tuming its Ti0 on. T10 passes the information in the input register to the Column Data in tine. T7 and T 8 are off for the selected column since iss Y.Enable is low. The T1 transistors of the selected row are on, causing the write datz to be iransferted to $C_{3}$ of the selected memory cell. As the $Y$-Enable for all unselected columns is low, the data read out of the cells in these columns is coupied back on to the Column Data In lines and rewritten during the write phase.

The ratioed design of figure 4.22 can be converted to a ratioless design by the addition of a pie-charge phase prior to a read, write or refresh operation. During the pre-charge phase, $\mathbf{T 4}$ and $\mathbf{T 8}$ are on (with theis gates connected to the lirecharge signal) and all other transistors are off. This causes all Column Data In and Column Data Ouit lines to be precharged high.

Operations now proceed in a similar manner to that previously described, except that the ctocked loads, $T 4$ and $T 8$, are off. In the read phase, the inverse of the data stored on the $C_{9}$ capacitors of the selected row are transferred to the Column Daia Out lines and also transferred to the coupling ciscuit eapaciance $C_{t}$. A high level on $C_{s}$ causes the Column Data Out line to dischage to 0 V while a low tevel on $C_{i}$ tesults in charge sharing between the Column Data Oui


Figufi $4.2 \pm$ A three-tsansistor per bit memory cell and its coniral signals
line capacitance and $C_{r}$; in this latter case, a high level is transferred to $C_{r}$ as the bine capacitance is much greater than $\boldsymbol{C}_{\boldsymbol{r}}$.

The inverse of the voltage on $C_{r}$ is transferred to the Column Data In lines and also to selected memory cells when tewriting. Again, a high voltage on $C_{r}$ causes the Column Dara In line to discharge. A low voltage on $C_{\text {r }}$ results in a high. leve! being transferred to the selected cell as 2 result of charge sharing between the Columa Data in line and $C_{2}$.

A static memory cell is shown in figure 4.23. It consists of two cross-coupled inverters which form a flip flop. plus two pass iransistors T5 and T6. If reading, the $X$-Enable signal is applied turning on TS and T6. Thus the $Q$ and $\bar{Q}$ fip flop outputs appeas on the Column Data and Column Data lines respectivety. The $\boldsymbol{Y}$-Enable for the selected column tums on $\mathbf{T 7}$ and $\mathbf{T 8}$, so that the data can be clocked into the output register.


Figure 4.23 A six-itansistor static memory cell

Reading is not destructive and it is not, of course, necessary to sefresh the data in celts. Writing is performed by first reading out the data from cells in the selected row. Again the $\gamma$-Enable sefects a column, turning its T 7 and T 8 on. This allows the write data and its inverse to be impressed upon the Column Data and Columin Data lines. TS and $\mathbf{T} 6$ are on and if the data to be written differs
from that stored by the cell, then the existing high output from the flip flop is pulled low by the incoming data. The cell feedback causes the other flip Bop output to go high so that the cell contains the new data. In ill unselected columns, the dala read out of a cell is present on its Column Data and Cohmn Dats lines and it is this dala which is rewritten, since T7 and T8 are off for these columns.

Large dynamic random access memories have storagé cells consisting of a single transistor T and a (MOS) capacitor $C_{3}$, as shown in figure 4.24. Polysiticon forms the earth plate of the capacitor while the underlying semiconductor forms its other plate. In practice, it is usual for the capacitor's polysilicon to be formed on a different polysilicon layer to that of the trandstor gate, as this leads to a smaller geometric layout.


Figure 4.24 A one-transistor dynamic memory cell: (a) circuit, (b) structare

The data is held on the capacitor and is accessed via the pass transistor T. If writing, the dati to be writien is placed on the Column Data line (0V or 5 V ) and the $\boldsymbol{X}$-Enable line is taken high. $T$ turns on, resulting in the write databeing stored on the capacitor.

If reading, again the $\boldsymbol{X}$-Enable line is taken high. However, the Columa Data line is not driven so that the capacitor $C_{t}$ is connected to this line via T. The Column Data line has capacitance $C_{j}$ which maintains the line's initial voltase of $V_{i}$. Turning $T$ on in these circumstances causes charge sharing between $C_{7}$ and $\boldsymbol{C}_{\boldsymbol{i}}$. This determines the final voltage attained by the Column Data line, If $\boldsymbol{V}_{i}$ lies belween the two logic levels, then $C_{2}$ stores a ' 1 ' if $V_{1}$ rises and a " 0 ' if $V_{i}$ falls. oHowever, stnce the Column Data line capacitance is far greater than the menory cell capacitance, charge sharing results in only a small change in the Cobumn

Data line voltage. A further consequence is that the Columa Data line voltage is transferred to $C_{3}$, destioying its stored data. These features cause additional complexity in the circuitry and timing necessary to sense and restore the data in 3 cell.

Figure 425 shows how a one-transistor per bit cell is incorporated into the memory. The sease amplifier consists of two NMOS inverters with eahancement loads (T1, T3 and T2, T4) and pass tranyistor T5; the inverters are cross-coupjed to form a flip Bop. Half the memory celle for a column are connected to one side of the fip flop while the other side is connected to the rest of a column's celk. Each tip flop output is also connected to a circuit referred to as a dummy cell. The durniny cell circuit is similar to that for a memory cell and has a pass transistor T6 in series with a capacitor $C_{d}$. In addition, the pass transistor 77 is used to establish a teference voltage across $C_{d}$. Thus the circuit is symmetrical and the load capacitance on each side of the flip lop, $C_{1}$, is identical.

Three phases of operation are necessary to read data from a cell. The first phase pre-charges the circuitry to pre-defined voltages. In this phase, 12 is low, isolating all storage and dummy cell capacitors from the sense amplifier. 01 and Pre-charge are applied, turning T3, T4 and TS on. TS connects Column Data and Column Data together and the current through T3 and T4 charges them to. a voltage $V_{1}$. Simultaneous with this activity, the capacitor $C_{d}$ in the dumny cell on the side opposite to that of the memory cell to be selected is charged to a voltage $V_{\text {ou }}$ via T7; $V_{m}$ is usually halfway between the togic $0^{0}$ ' and ' 1 ' voltage levels.

The data is sensed in the second phase. 01 and Pre-charge are zemoved. 02 is taken high and combines with the $X$ decode signal to tum on the transistor, T, in the memery cells of the selected tow. On the other side of the sense amplifier, $\boldsymbol{0} 2$ is used to turn on transistor T6 of the dummy cetl. Thus charge sharing now occurs between $C_{3}$ and $C_{i}$ on one side of the amplifier and between $C_{d}$ and $C_{1}$ on the other side.

Referring to figure 4.26 which shows the charge stored and the voltage levels established during the pre-eharge phase, assuming that the selected cell is on the Column Data side

$$
\begin{aligned}
& Q_{2}=V_{3} C_{i} \\
& Q_{i}=V_{i} C_{i}
\end{aligned}
$$

and

$$
Q_{d}=V_{\text {set }} C_{d}
$$

Charge charing in the sense phase between $C_{5}$ and $C_{\mathrm{i}}$ results in a voltage $V_{\text {dribe }}$ on the Column Data line of

$$
V_{\text {mint }}=\frac{\text { tonal chary }}{\text { 1otal capwitance }}=\frac{Q_{4}+Q_{i}}{C_{3}+C_{3}}
$$


Figure 4.25 Sensing and restoring data to a one-transistor per bit memory cell

Substituting into this expression for $Q_{5}$ and $Q_{1}$ yields

$$
V_{\text {anti }}=\frac{V_{2} C_{3}+V_{i} C_{i}}{C_{3}+C_{5}}
$$

Simiarty, charge sharing between $C_{d}$ and $C_{i}$ gives

$$
V_{\mathrm{d}+\mathrm{t}}=\frac{Q_{\mathrm{d}}+Q_{\mathrm{l}}}{C_{\mathrm{d}}+C_{\mathrm{i}}}=\frac{V_{\mathrm{ret}} C_{\mathrm{d}}+V_{\mathrm{i}} C_{\mathrm{i}}}{C_{\mathrm{d}}+C_{\mathrm{i}}}
$$

on the Columa Data line. Further simplification is possible by letting $C$, equal $C_{d}$ and now

$$
V_{d x t a}=\frac{V_{10} C_{8}+V_{4} C_{1}}{C_{6}+C_{i}}
$$

The difference between $V_{\text {deta }}$ and $V_{\text {data }}$ in the sense phase is therefore determined by the difference between $V_{\mathrm{B}}$ and $\boldsymbol{V}_{\text {ref }}$. In the case illustrated, a low voltage of 0 V stored on a selected memory cell resulus in the dummy cell establishing a higher voltage on Column Data than Column Data, while a high memory cell voltage, $V_{s}$, greater than $V_{\text {rex }}$ causes $V_{d x a}$ to be greater than $V_{\text {dase }}$.


Fisure 4.26 Charge and vottages established during pre-charge in a one.transistor per bit memory

Having established a voltage difference between the sense amplifier outputs. the thisd phase staticises the sensed outputs, restoring Column Data and Column Data to logic levels and restores the voltage in cells of the selected row. Also during this phase, data from the column selected by the $\boldsymbol{Y}$ decode circuitry is clocked into the output register.

In phase 3. 02 remains high so that memory cells in the sefected cow remain enabled. 1 is also aken high to provide a load for the inverters of the flip flop. The feedback between the inverters operates to reinforce the (small) voltage
difference between the two sides of the flip flop and switching continues until one inverter is off and the other on. This resuls in logic levels appearing on Column Data and Column Data and. since the memory cell is still selected, the charge is restored on the storage capacitor $C_{2}$ at this time.

Writing information to a cell follows a similar sequence of events except that, during the sense phase, the data to be written is placed on the selected Column Data line to prime the flip flop. In the staticise and restore phase, 01 is high to activate the fip flop and the inverse of the write data appears on Column Data. The pass transistor of the selected memory cell is on. Write data is written to a selected cell on the Cofumn Data side while its inverse is stored in a selected cell on the Column Data side. Note that the inversion of data written to the Column Data side does not matter, as inversion occurs again at readback.

The size of a commercial one-transistor per cell dynamic random access memory is normally $2^{n}$ by 1 bits, and the technology has improved to the point where $\mathbf{2}^{\mathbf{2 0}}$ bits are anticipated.

### 4.8 Further Reading

D. J. Kinniment' and J. V. Woods, 'Synchronisation and arbitration circuits in digital systems'. Proc. IEE, 123, No. 10 (1976) pp. 961-96.
C. Mead and L. Conway, Introduction to VLSI Systems, Addison-Wesley, 1980.
K. U. Stein, A. Sihling and E. Doering, 'Storage array and sense/refresh circuit for single-lransistor memory cells', JEEE Journal of Solid-State Circuits, SC-7, No. 5 (1972) pp. 336-40.

